Gitiles
Code Review Sign In
gerrit.onosproject.org / onos / 3880adeae5c30cb304ffe3e9697380a807bb3812 / . / tools / test / p4src / p4-14 / p4c-out / tofino / ecmp / mavericks / logs / mau.config.log
blob: 0a70b435ef6fadca2e09822f87c6a0afc3461467 [file] [log] [blame]
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1+---------------------------------------------------------------------+
2| Log file: mau.config.log |
3| Compiler version: 5.1.0 (fca32d1) |
Carmelo Cascone133c7b12017-09-13 15:36:08 +0200[diff] [blame]4| Created on: Wed Sep 13 12:57:41 2017 |
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]5+---------------------------------------------------------------------+
6
7Final Stage dependencies are:
8 (0, 'ingress') : match
9 (1, 'ingress') : match
10 (2, 'ingress') : match
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]11 (3, 'ingress') : concurrent
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]12 (4, 'ingress') : concurrent
13 (5, 'ingress') : concurrent
14 (6, 'ingress') : match
15 (7, 'ingress') : concurrent
16 (8, 'ingress') : concurrent
17 (9, 'ingress') : concurrent
18 (10, 'ingress') : concurrent
19 (11, 'ingress') : concurrent
20 (0, 'egress') : match
21 (1, 'egress') : concurrent
22 (2, 'egress') : concurrent
23 (3, 'egress') : concurrent
24 (4, 'egress') : concurrent
25 (5, 'egress') : concurrent
26 (6, 'egress') : match
27 (7, 'egress') : concurrent
28 (8, 'egress') : concurrent
29 (9, 'egress') : concurrent
30 (10, 'egress') : concurrent
31 (11, 'egress') : concurrent
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]32Action/Concurrent chaining in ingress consists of [3, 4, 5]
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]33Action/Concurrent chaining in ingress consists of [7, 8, 9, 10, 11]
34Action/Concurrent chaining in egress consists of [1, 2, 3, 4, 5]
35Action/Concurrent chaining in egress consists of [7, 8, 9, 10, 11]
36
37+------------------------------------------------------------------------
38| MAU Stage 0
39+------------------------------------------------------------------------
40
41+------------------------------------------------------------------------
42| Working on table _condition_0 in stage 0 ---
43+------------------------------------------------------------------------
44--> Stage Gateway Table for condition _condition_0 in stage 0
45Configuring rams.match.merge.predication_ctl[direction_index=0].table_thread to be 0x1 (previous_value=0x0 OR new_value=0x1).
46Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=0].adr_dist_table_thread to be 0x1 (previous_value=0x0 OR new_value=0x1).
47Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=1].adr_dist_table_thread to be 0x1 (previous_value=0x0 OR new_value=0x1).
48Configuring rams.match.merge.logical_table_thread[copy_index=0].logical_table_thread_ingress to be 0x1 (previous_value=0x0 OR new_value=0x1).
49Configuring rams.match.merge.logical_table_thread[copy_index=1].logical_table_thread_ingress to be 0x1 (previous_value=0x0 OR new_value=0x1).
50Configuring rams.match.merge.logical_table_thread[copy_index=2].logical_table_thread_ingress to be 0x1 (previous_value=0x0 OR new_value=0x1).
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]51Configuring dp.mau_match_input_xbar_exact_match_enable[direction_index=0].mau_match_input_xbar_exact_match_enable to be 0x2. (old value = 0x0 OR new value = 0x2)
52Configuring dp.xbar_hash.xbar.mau_match_input_xbar_ternary_match_enable[direction_index=0].mau_match_input_xbar_ternary_match_enable to be 0x0. (old value = 0x0 OR new value = 0x0)
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]53Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=12].match_input_xbar_816b_ctl_address to be 4.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]54Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=12].match_input_xbar_816b_ctl_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]55Configuring match input crossbar byte 12 to come from 8-bit PHV container 4.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]56 That PHV byte contains {unused[5:0], --validity_check--packet_out_hdr[0:0], unused[0:0]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]57Configuring dp.match_input_xbar_din_power_ctl[14_byte_group=0][byte_position=4].match_input_xbar_din_power_ctl to be 0x10. (previous value = 0x0 OR new value = 0x10)
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]58Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=0][byte_number=0].parity_group_mask to be 0x2. (previous value = 0x0 OR new value = 0x2)
59Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=0][byte_number=1].parity_group_mask to be 0x0. (previous value = 0x0 OR new value = 0x0)
60Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=6][hash_bit_index=40].byte0 to be 0x2.
61Configuring dp.hashout_ctl.hash_group_ingress_enable to be 0x1. (previous value = 0x0 OR new value = 0x1)
62Configuring rams.array.row[row=7].vh_xbar[search_bus_index=0].exactmatch_row_vh_xbar_ctl.exactmatch_row_vh_xbar_select to be 0.
63Configuring rams.array.row[row=7].vh_xbar[search_bus_index=0].exactmatch_row_vh_xbar_ctl.exactmatch_row_vh_xbar_enable to be 1.
64Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_row_hashadr_xbar_ctl[search_bus_index=0].enabled_3bit_muxctl_select to be 0.
65Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_row_hashadr_xbar_ctl[search_bus_index=0].enabled_3bit_muxctl_enable to be 1.
66Configuring rams.array.row[7].gateway_table[1].gateway_table_ctl.gateway_table_input_data0_select to be 0x1
67Configuring rams.array.row[7].gateway_table[1].gateway_table_ctl.gateway_table_input_data1_select to be 0x0
68Configuring rams.array.row[7].gateway_table[1].gateway_table_ctl.gateway_table_input_hash0_select to be 0x1
69Configuring rams.array.row[7].gateway_table[1].gateway_table_ctl.gateway_table_input_hash1_select to be 0x0
70Configuring rams.array.row[7].gateway_table[1].gateway_table_ctl.gateway_table_logical_table to be 0x0
71Configuring rams.array.row[7].gateway_table[1].gateway_table_ctl.gateway_table_thread to be 0x0
72Configuring rams.array.row[7].gateway_table[1].gateway_table_matchdata_xor_en.gateway_table_matchdata_xor_en to be 0x0
73Configuring rams.array.row[7].gateway_table[1].gateway_table_vv_entry[3].gateway_table_entry_versionvalid0 to be 0x3
74Configuring rams.array.row[7].gateway_table[1].gateway_table_vv_entry[3].gateway_table_entry_versionvalid1 to be 0x3
75Configuring rams.array.row[7].gateway_table[1].gateway_table_entry_matchdata[3][0] to be 0xffffffff
76Configuring rams.array.row[7].gateway_table[1].gateway_table_entry_matchdata[3][1] to be 0xffffffff
77Configuring rams.array.row[7].gateway_table[1].gateway_table_data_entry[3][0] to be 0xffffff
78Configuring rams.array.row[7].gateway_table[1].gateway_table_data_entry[3][1] to be 0xfffffe
79Configuring rams.match.merge.gateway_inhibit_lut[0] to be 0x10
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]80Configuring rams.match.merge.gateway_next_table_lut[0][4] to be 0x1
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]81Configuring rams.match.merge.gateway_en.gateway_en to be 0x1
82Configuring rams.match.merge.gateway_to_logicaltable_xbar_ctl[0].enabled_4bit_muxctl_select to be 0xf
83Configuring rams.match.merge.gateway_to_logicaltable_xbar_ctl[0].enabled_4bit_muxctl_enable to be 0x1
84Configuring rams.match.merge.gateway_to_pbus_xbar_ctl[0].tind_logical_select to be 0x0
85Configuring rams.match.merge.gateway_to_pbus_xbar_ctl[0].tind_inhibit_enable to be 0x1
86Configuring rams.match.merge.gateway_payload_match_adr[0][0][0].gateway_payload_match_adr to be 0x7ffff
87Configuring rams.match.merge.gateway_payload_match_adr[0][0][1].gateway_payload_match_adr to be 0x7ffff
88
89+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]90| Working on table process_packet_out_table__action__ in stage 0 ---
91+------------------------------------------------------------------------
92--> Action Data Table process_packet_out_table__action__ with logical_table_id 1 that is reference type is 'direct'
93
94+------------------------------------------------------------------------
95| Working on table process_packet_out_table in stage 0 ---
96+------------------------------------------------------------------------
97--> Match Table with no key process_packet_out_table with logical_table_id 1
98allocated_result_bus = Ram Data Bus MatchResult2R 0 left_and_right is 83 bits
99Configuring rams.match.merge.predication_ctl[direction_index=0].table_thread to be 0x3 (previous_value=0x1 OR new_value=0x2).
100Configuring rams.match.merge.logical_table_thread[copy_index=0].logical_table_thread_ingress to be 0x3 (previous_value=0x1 OR new_value=0x2).
101Configuring rams.match.merge.logical_table_thread[copy_index=1].logical_table_thread_ingress to be 0x3 (previous_value=0x1 OR new_value=0x2).
102Configuring rams.match.merge.logical_table_thread[copy_index=2].logical_table_thread_ingress to be 0x3 (previous_value=0x1 OR new_value=0x2).
103Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=0].adr_dist_table_thread to be 0x3 (previous_value=0x1 OR new_value=0x2).
104Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=1].adr_dist_table_thread to be 0x3 (previous_value=0x1 OR new_value=0x2).
105Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=0][result_bus_number=1].enabled_4bit_muxctl_select to be 1 (logical table id).
106Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=0][result_bus_number=1].enabled_4bit_muxctl_enable to be 1.
107Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=2][result_bus_number=1].enabled_4bit_muxctl_select to be 1 (logical table id).
108Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=2][result_bus_number=1].enabled_4bit_muxctl_enable to be 1.
109Configuring rams.match.merge.mau_action_instruction_adr_default[table_type_index=0][physical_result_bus=1].mau_action_instruction_adr_default to be 0x40.
110Configuring rams.match.merge.mau_action_instruction_adr_mask[table_type_index=0][physical_result_bus=1].mau_action_instruction_adr_mask to be 0x0.
111Configuring rams.match.merge.next_table_format_data[logical_table_id=1].match_next_table_adr_miss_value to be 0x20.
112Configuring rams.match.merge.next_table_format_data[logical_table_id=1].match_next_table_adr_default to be 0x20.
113Configuring rams.match.merge.mau_action_instruction_adr_map_en[table_type_index=0].mau_action_instruction_adr_map_en to be 0x2 (previous_value=0x0 OR new_value=0x2).
114Configuring rams.match.merge.mau_action_instruction_adr_map_data[table_type_index=0][logical_table=1][entry_index=0].mau_action_instruction_adr_map_data to be 0x45.
115Configuring rams.match.merge.mau_action_instruction_adr_map_data[table_type_index=0][logical_table=1][entry_index=1].mau_action_instruction_adr_map_data to be 0x0.
116Configuring dp.imem.imem_subword16[unit_number=2][vliw_instruction_number=2].imem_subword16_instr to be 0x74412.
117Configuring dp.imem.imem_subword16[unit_number=2][vliw_instruction_number=2].imem_subword16_color to be 1.
118Configuring dp.imem.imem_subword16[unit_number=2][vliw_instruction_number=2].imem_subword16_parity to be 0.
119Micro instruction added in VLIW 2 for 16-bit position 2 for table process_packet_out_table.
120 Assembled as 0x74412 (or decimal 476178)
121 Micro Instruction deposit-field for PHV Container 130 has bit width 23
122 Field Src2 [3:0] : 0x2 (4 bits in instruction bits [3:0])
123 Field Src1 [4:0] : 0x1 (5 bits in instruction bits [8:4])
124 Field Src1i [0:0] : 0x0 (1 bits in instruction bits [9:9])
125 Field opcode [0:0] : 0x1 (1 bits in instruction bits [10:10])
126 Field high_bit [3:0] : 0x8 (4 bits in instruction bits [14:11])
127 Field low_bit_lo [0:0] : 0x0 (1 bits in instruction bits [15:15])
128 Field right_rotate [3:0] : 0x7 (4 bits in instruction bits [19:16])
129 Field low_bit_hi [2:0] : 0x0 (3 bits in instruction bits [22:20])
130
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]131Configuring dp.imem.imem_subword8[unit_number=4][vliw_instruction_number=2].imem_subword8_instr to be 0x74d84.
132Configuring dp.imem.imem_subword8[unit_number=4][vliw_instruction_number=2].imem_subword8_color to be 1.
133Configuring dp.imem.imem_subword8[unit_number=4][vliw_instruction_number=2].imem_subword8_parity to be 0.
134Micro instruction added in VLIW 2 for 8-bit position 4 for table process_packet_out_table.
135 Assembled as 0x74d84 (or decimal 478596)
136 Micro Instruction deposit-field for PHV Container 68 has bit width 20
137 Field Src2 [3:0] : 0x4 (4 bits in instruction bits [3:0])
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]138 Field Src1 [4:0] : 0x18 (5 bits in instruction bits [8:4])
139 Field Src1i [0:0] : 0x0 (1 bits in instruction bits [9:9])
140 Field opcode [0:0] : 0x1 (1 bits in instruction bits [10:10])
141 Field high_bit [2:0] : 0x1 (3 bits in instruction bits [13:11])
142 Field low_bit_lo [1:0] : 0x1 (2 bits in instruction bits [15:14])
143 Field right_rotate [2:0] : 0x7 (3 bits in instruction bits [18:16])
144 Field low_bit_hi [0:0] : 0x0 (1 bits in instruction bits [19:19])
145
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]146Configuring dp.actionmux_din_power_ctl[14_byte_group=0][byte_position=4].actionmux_din_power_ctl to be 0x10. (previous value = 0x0 OR new value = 0x10)
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]147Configuring dp.actionmux_din_power_ctl[14_byte_group=0][byte_position=8].actionmux_din_power_ctl to be 0x6. (previous value = 0x0 OR new value = 0x6)
148--> Stage Gateway Table for condition process_packet_out_table_always_true_condition in stage 0
149Configuring rams.match.merge.predication_ctl[direction_index=0].table_thread to be 0x3 (previous_value=0x3 OR new_value=0x2).
150Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=0].adr_dist_table_thread to be 0x3 (previous_value=0x3 OR new_value=0x2).
151Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=1].adr_dist_table_thread to be 0x3 (previous_value=0x3 OR new_value=0x2).
152Configuring rams.match.merge.logical_table_thread[copy_index=0].logical_table_thread_ingress to be 0x3 (previous_value=0x3 OR new_value=0x2).
153Configuring rams.match.merge.logical_table_thread[copy_index=1].logical_table_thread_ingress to be 0x3 (previous_value=0x3 OR new_value=0x2).
154Configuring rams.match.merge.logical_table_thread[copy_index=2].logical_table_thread_ingress to be 0x3 (previous_value=0x3 OR new_value=0x2).
155Configuring dp.mau_match_input_xbar_exact_match_enable[direction_index=0].mau_match_input_xbar_exact_match_enable to be 0x2. (old value = 0x2 OR new value = 0x0)
156Configuring dp.xbar_hash.xbar.mau_match_input_xbar_ternary_match_enable[direction_index=0].mau_match_input_xbar_ternary_match_enable to be 0x0. (old value = 0x0 OR new value = 0x0)
157Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=0][byte_number=0].parity_group_mask to be 0x2. (previous value = 0x2 OR new value = 0x0)
158Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=0][byte_number=1].parity_group_mask to be 0x0. (previous value = 0x0 OR new value = 0x0)
159Configuring dp.hashout_ctl.hash_group_ingress_enable to be 0x1. (previous value = 0x1 OR new value = 0x1)
160Configuring rams.array.row[7].gateway_table[0].gateway_table_ctl.gateway_table_input_data0_select to be 0x1
161Configuring rams.array.row[7].gateway_table[0].gateway_table_ctl.gateway_table_input_data1_select to be 0x0
162Configuring rams.array.row[7].gateway_table[0].gateway_table_ctl.gateway_table_input_hash0_select to be 0x1
163Configuring rams.array.row[7].gateway_table[0].gateway_table_ctl.gateway_table_input_hash1_select to be 0x0
164Configuring rams.array.row[7].gateway_table[0].gateway_table_ctl.gateway_table_logical_table to be 0x1
165Configuring rams.array.row[7].gateway_table[0].gateway_table_ctl.gateway_table_thread to be 0x0
166Configuring rams.array.row[7].gateway_table[0].gateway_table_matchdata_xor_en.gateway_table_matchdata_xor_en to be 0x0
167Configuring rams.array.row[7].gateway_table[0].gateway_table_vv_entry[3].gateway_table_entry_versionvalid0 to be 0x3
168Configuring rams.array.row[7].gateway_table[0].gateway_table_vv_entry[3].gateway_table_entry_versionvalid1 to be 0x3
169Configuring rams.array.row[7].gateway_table[0].gateway_table_entry_matchdata[3][0] to be 0xffffffff
170Configuring rams.array.row[7].gateway_table[0].gateway_table_entry_matchdata[3][1] to be 0xffffffff
171Configuring rams.array.row[7].gateway_table[0].gateway_table_data_entry[3][0] to be 0xffffff
172Configuring rams.array.row[7].gateway_table[0].gateway_table_data_entry[3][1] to be 0xffffff
173Configuring rams.match.merge.gateway_inhibit_lut[1] to be 0x8
174Configuring rams.match.merge.gateway_next_table_lut[1][3] to be 0x20
175Configuring rams.match.merge.gateway_inhibit_lut[1] to be 0x18 (previous value 0x8 OR new value 0x10)
176Configuring rams.match.merge.gateway_next_table_lut[1][4] to be 0x20
177Configuring rams.match.merge.gateway_en.gateway_en to be 0x3 (previous value 0x1 OR new value 0x2)
178Configuring rams.match.merge.gateway_to_logicaltable_xbar_ctl[1].enabled_4bit_muxctl_select to be 0xe
179Configuring rams.match.merge.gateway_to_logicaltable_xbar_ctl[1].enabled_4bit_muxctl_enable to be 0x1
180allocated_result_bus = Ram Data Bus MatchResult2R 0 left_and_right is 83 bits
181Configuring rams.match.merge.gateway_to_pbus_xbar_ctl[1].exact_logical_select to be 0x1
182Configuring rams.match.merge.gateway_to_pbus_xbar_ctl[1].exact_inhibit_enable to be 0x1
183Configuring rams.match.merge.gateway_payload_exact_pbus[0].gateway_payload_exact_pbus to be 0x2
184Configuring rams.match.merge.gateway_payload_data[0][1][0][0].gateway_payload_data to be 0x0
185Configuring rams.match.merge.gateway_payload_data[0][1][1][0].gateway_payload_data to be 0x0
186Configuring rams.match.merge.gateway_payload_data[0][1][0][1].gateway_payload_data to be 0x0
187Configuring rams.match.merge.gateway_payload_data[0][1][1][1].gateway_payload_data to be 0x0
188Configuring rams.match.merge.gateway_payload_match_adr[0][1][0].gateway_payload_match_adr to be 0x7ffff
189Configuring rams.match.merge.gateway_payload_match_adr[0][1][1].gateway_payload_match_adr to be 0x7ffff
190Configuring rams.match.merge.mau_payload_shifter_enable[table_type=0][result_bus=1].action_instruction_adr_payload_shifter_en to be 1.
191
192+------------------------------------------------------------------------
193| Working on table table0__action__ in stage 0 ---
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]194+------------------------------------------------------------------------
195--> Action Data Table table0__action__ with logical_table_id 0 that is reference type is 'direct'
196Configuring rams.array.row[row=6].action_hv_xbar.action_hv_ixbar_input_bytemask[array_half=1].action_hv_ixbar_input_bytemask to be 0x3.
197Configuring rams.array.row[row=6].action_hv_xbar.action_hv_ixbar_ctl_halfword[slice_group=1][array_half=1].action_hv_ixbar_ctl_halfword_3to0_ctl to be 0.
198Configuring rams.array.row[row=6].action_hv_xbar.action_hv_ixbar_ctl_halfword[slice_group=1][array_half=1].action_hv_ixbar_ctl_halfword_3to0_enable to be 1.
199Configuring rams.match.adrdist.immediate_data_16b_ixbar_ctl[logical_table_concat_hi_lo_half=0].enabled_4bit_muxctl_select to be 5.
200Configuring rams.match.adrdist.immediate_data_16b_ixbar_ctl[logical_table_concat_hi_lo_half=0].enabled_4bit_muxctl_enable to be 1.
201Configuring rams.array.switchbox.row[row=6].ctl.r_action_o_mux_select.r_action_o_sel_action_rd_r_i to be 1.
202Configuring rams.array.row[row=6].ram[col=8].unit_ram_ctl.match_ram_write_data_mux_select to be select of 7.
203Configuring rams.array.row[row=6].ram[col=8].unit_ram_ctl.match_ram_read_data_mux_select to be select of 4.
204Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=2].unitram_type to be 2.
205Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=2].unitram_vpn to be 0.
206Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=2].unitram_logical_table to be 0.
207Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=2].unitram_ingress to be 1.
208Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=2].unitram_action_subword_out_en to be 1.
209Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=2].unitram_enable to be 1.
210Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=2].ram_unitram_adr_mux_select to be 1.
211Configuring rams.array.row[row=6].actiondata_error_uram_ctl[direction=0].actiondata_error_uram_ctl to be select of 0x40. (previous value = 0x0 OR new value = 0x40)
212Action data table table0__action__ is used by match table table0.
213Configuring rams.match.adrdist.adr_dist_action_data_adr_icxbar_ctl[match_logical_table_id=0].address_distr_to_logical_rows to be 0x2000.
214
215---- Hash Distribution Units for table table0__action__ ----
216Configuring dp.mau_match_input_xbar_exact_match_enable[direction_index=0].mau_match_input_xbar_exact_match_enable to be 0x3. (old value = 0x2 OR new value = 0x3)
217Configuring dp.xbar_hash.xbar.mau_match_input_xbar_ternary_match_enable[direction_index=0].mau_match_input_xbar_ternary_match_enable to be 0x0. (old value = 0x0 OR new value = 0x0)
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]218Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=0].match_input_xbar_32b_ctl_address to be 2.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]219Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=0].match_input_xbar_32b_ctl_lo_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]220Configuring match input crossbar byte 0 to come from 32-bit PHV container 2.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]221 That PHV byte contains {ipv4.dstAddr[7:0]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]222Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=1].match_input_xbar_32b_ctl_address to be 2.
223Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=1].match_input_xbar_32b_ctl_lo_enable to be 1.
224Configuring match input crossbar byte 1 to come from 32-bit PHV container 2.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]225 That PHV byte contains {ipv4.dstAddr[15:8]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]226Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=2].match_input_xbar_32b_ctl_address to be 2.
227Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=2].match_input_xbar_32b_ctl_lo_enable to be 1.
228Configuring match input crossbar byte 2 to come from 32-bit PHV container 2.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]229 That PHV byte contains {ipv4.dstAddr[23:16]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]230Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=3].match_input_xbar_32b_ctl_address to be 3.
231Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=3].match_input_xbar_32b_ctl_lo_enable to be 1.
232Configuring match input crossbar byte 3 to come from 32-bit PHV container 3.
233 That PHV byte contains {tcp.dstPort[7:0]}.
234Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=4].match_input_xbar_32b_ctl_address to be 1.
235Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=4].match_input_xbar_32b_ctl_lo_enable to be 1.
236Configuring match input crossbar byte 4 to come from 32-bit PHV container 1.
237 That PHV byte contains {ipv4.srcAddr[31:24]}.
238Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=5].match_input_xbar_816b_ctl_address to be 20.
239Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=5].match_input_xbar_816b_ctl_enable to be 1.
240Configuring match input crossbar byte 5 to come from 16-bit PHV container 4.
241 That PHV byte contains {tcp.srcPort[7:0]}.
242Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=6].match_input_xbar_816b_ctl_address to be 20.
243Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=6].match_input_xbar_816b_ctl_enable to be 1.
244Configuring match input crossbar byte 6 to come from 16-bit PHV container 4.
245 That PHV byte contains {tcp.dstPort[15:8]}.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]246Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=7].match_input_xbar_32b_ctl_address to be 2.
247Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=7].match_input_xbar_32b_ctl_lo_enable to be 1.
248Configuring match input crossbar byte 7 to come from 32-bit PHV container 2.
249 That PHV byte contains {ipv4.dstAddr[31:24]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]250Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=8].match_input_xbar_816b_ctl_address to be 19.
251Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=8].match_input_xbar_816b_ctl_enable to be 1.
252Configuring match input crossbar byte 8 to come from 16-bit PHV container 3.
253 That PHV byte contains {ipv4.srcAddr[7:0]}.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]254Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=9].match_input_xbar_816b_ctl_address to be 19.
255Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=9].match_input_xbar_816b_ctl_enable to be 1.
256Configuring match input crossbar byte 9 to come from 16-bit PHV container 3.
257 That PHV byte contains {ipv4.srcAddr[15:8]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]258Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=10].match_input_xbar_816b_ctl_address to be 1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]259Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=10].match_input_xbar_816b_ctl_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]260Configuring match input crossbar byte 10 to come from 8-bit PHV container 1.
261 That PHV byte contains {tcp.srcPort[15:8]}.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]262Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=11].match_input_xbar_816b_ctl_address to be 0.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]263Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=11].match_input_xbar_816b_ctl_enable to be 1.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]264Configuring match input crossbar byte 11 to come from 8-bit PHV container 0.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]265 That PHV byte contains {ipv4.srcAddr[23:16]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]266Configuring dp.match_input_xbar_din_power_ctl[14_byte_group=0][byte_position=0].match_input_xbar_din_power_ctl to be 0xe. (previous value = 0x0 OR new value = 0xe)
267Configuring dp.match_input_xbar_din_power_ctl[14_byte_group=0][byte_position=4].match_input_xbar_din_power_ctl to be 0x13. (previous value = 0x10 OR new value = 0x3)
268Configuring dp.match_input_xbar_din_power_ctl[14_byte_group=0][byte_position=8].match_input_xbar_din_power_ctl to be 0x18. (previous value = 0x0 OR new value = 0x18)
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]269Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=0][byte_number=0].parity_group_mask to be 0x3. (previous value = 0x2 OR new value = 0x3)
270Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=0][byte_number=1].parity_group_mask to be 0x0. (previous value = 0x0 OR new value = 0x0)
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]271Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=0].byte0 to be 0xff.
272Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=0].byte1 to be 0xaf.
273Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=0].byte0 to be 0xfe.
274Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=0].byte1 to be 0xff.
275Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=2][hash_bit_index=0].byte0 to be 0x7f.
276Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=2][hash_bit_index=0].byte1 to be 0xff.
277Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=3][hash_bit_index=0].byte0 to be 0xfb.
278Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=3][hash_bit_index=0].byte1 to be 0x1f.
279Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=4][hash_bit_index=0].byte0 to be 0xfb.
280Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=4][hash_bit_index=0].byte1 to be 0xbf.
281Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=5][hash_bit_index=0].byte0 to be 0xe7.
282Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=5][hash_bit_index=0].byte1 to be 0xe6.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]283Configuring dp.hashout_ctl.hash_group_ingress_enable to be 0x1. (previous value = 0x1 OR new value = 0x1)
284Configuring rams.match.merge.mau_hash_group_config.hash_group_enable to be 1. (old value = 0 OR new value = 1).
285Configuring rams.match.merge.mau_hash_group_config.hash_group_sel to be 8. (old value = 0 OR new value = 8).
286Configuring rams.match.merge.mau_hash_group_config.hash_group_ctl to be 1. (old value = 0 OR new value = 1).
287Configuring rams.match.merge.mau_hash_group_shiftcount.mau_hash_group_shiftcount to be 0x0. (old value = 0x0 OR new value = 0x0).
288Configuring rams.match.merge.mau_hash_group_mask[which_16=0].mau_hash_group_mask to be 0x1. (previous value = 0x0 OR new value = 0x1)
289Configuring rams.match.merge.mau_hash_group_xbar_ctl[output_type_index=1][control_group_index=0].mau_hash_group_xbar_ctl to be 0x8 (old value = 0x0 OR new value = 0x8).
290
291+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]292| Working on table table0 in stage 0 ---
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]293+------------------------------------------------------------------------
294--> Ternary Match Table table0 with logical_table_id 0
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]295Configuring rams.match.merge.predication_ctl[direction_index=0].table_thread to be 0x3 (previous_value=0x3 OR new_value=0x1).
296Configuring rams.match.merge.logical_table_thread[copy_index=0].logical_table_thread_ingress to be 0x3 (previous_value=0x3 OR new_value=0x1).
297Configuring rams.match.merge.logical_table_thread[copy_index=1].logical_table_thread_ingress to be 0x3 (previous_value=0x3 OR new_value=0x1).
298Configuring rams.match.merge.logical_table_thread[copy_index=2].logical_table_thread_ingress to be 0x3 (previous_value=0x3 OR new_value=0x1).
299Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=0].adr_dist_table_thread to be 0x3 (previous_value=0x3 OR new_value=0x1).
300Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=1].adr_dist_table_thread to be 0x3 (previous_value=0x3 OR new_value=0x1).
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]301Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=1][result_bus_number=0].enabled_4bit_muxctl_select to be 0 (logical table id).
302Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=1][result_bus_number=0].enabled_4bit_muxctl_enable to be 1.
303Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=3][result_bus_number=0].enabled_4bit_muxctl_select to be 0 (logical table id).
304Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=3][result_bus_number=0].enabled_4bit_muxctl_enable to be 1.
305Configuring rams.match.merge.mau_action_instruction_adr_mask[table_type_index=1][physical_result_bus=0].mau_action_instruction_adr_mask to be 0x7.
306Configuring rams.match.merge.mau_action_instruction_adr_default[table_type_index=1][physical_result_bus=0].mau_action_instruction_adr_default to be 0x0.
307Configuring rams.match.merge.mau_action_instruction_adr_per_entry_en_mux_ctl[table_type_index=1][physical_result_bus=0].mau_action_instruction_adr_per_entry_en_mux_ctl to be 0x3.
308Configuring rams.match.merge.mau_actiondata_adr_default[table_type_index=1][physical_result_bus=0].mau_actiondata_adr_default to be 0x400001.
309Configuring rams.match.merge.mau_action_instruction_adr_map_en[table_type_index=1].mau_action_instruction_adr_map_en to be 0x1 (previous_value=0x0 OR new_value=0x1).
310Configuring rams.match.merge.mau_action_instruction_adr_map_data[table_type_index=1][logical_table=0][entry_index=0].mau_action_instruction_adr_map_data to be 0x870a080.
311Configuring rams.match.merge.mau_action_instruction_adr_map_data[table_type_index=1][logical_table=0][entry_index=1].mau_action_instruction_adr_map_data to be 0x44.
312Configuring rams.match.merge.next_table_map_en to be 0x1 (previous_value=0x0 OR new_value=0x1).
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]313Configuring rams.match.merge.next_table_map_data[logical_table_id=0][entry_index=0].next_table_map_data0 to be 0x20.
314Configuring rams.match.merge.next_table_map_data[logical_table_id=0][entry_index=0].next_table_map_data1 to be 0x10.
315Configuring rams.match.merge.next_table_format_data[logical_table_id=0].match_next_table_adr_miss_value to be 0x20.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]316Configuring rams.match.merge.next_table_format_data[logical_table_id=0].match_next_table_adr_mask to be 0x1.
317Configuring rams.match.merge.mau_immediate_data_mask[table_type_index=1][result_bus_number=0].mau_immediate_data_mask to be 0x0.
318Configuring rams.match.merge.mau_stats_adr_mask[table_type_index=1][result_bus_number=0].mau_stats_adr_mask to be 0xffffe.
319Configuring rams.match.merge.mau_stats_adr_default[table_type_index=1][result_bus_number=0].mau_stats_adr_default to be 0x80000.
320Configuring dp.mau_match_input_xbar_exact_match_enable[direction_index=0].mau_match_input_xbar_exact_match_enable to be 0x3. (old value = 0x3 OR new value = 0x0)
321Configuring dp.xbar_hash.xbar.mau_match_input_xbar_ternary_match_enable[direction_index=0].mau_match_input_xbar_ternary_match_enable to be 0x3. (old value = 0x0 OR new value = 0x3)
322Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=133].match_input_xbar_816b_ctl_address to be 16.
323Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=133].match_input_xbar_816b_ctl_enable to be 1.
324Configuring match input crossbar byte 133 to come from 16-bit PHV container 0.
325 That PHV byte contains version/valid
326{unused[6:0], ig_intr_md.ingress_port[8:8]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]327Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=128].match_input_xbar_32b_ctl_address to be 5.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]328Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=128].match_input_xbar_32b_ctl_lo_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]329Configuring match input crossbar byte 128 to come from 32-bit PHV container 5.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]330 That PHV byte contains {ethernet.srcAddr[7:0]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]331Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=129].match_input_xbar_32b_ctl_address to be 5.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]332Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=129].match_input_xbar_32b_ctl_lo_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]333Configuring match input crossbar byte 129 to come from 32-bit PHV container 5.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]334 That PHV byte contains {ethernet.srcAddr[15:8]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]335Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=130].match_input_xbar_32b_ctl_address to be 5.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]336Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=130].match_input_xbar_32b_ctl_lo_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]337Configuring match input crossbar byte 130 to come from 32-bit PHV container 5.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]338 That PHV byte contains {ethernet.srcAddr[23:16]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]339Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=131].match_input_xbar_32b_ctl_address to be 5.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]340Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=131].match_input_xbar_32b_ctl_lo_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]341Configuring match input crossbar byte 131 to come from 32-bit PHV container 5.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]342 That PHV byte contains {ethernet.srcAddr[31:24]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]343Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=132].match_input_xbar_32b_ctl_address to be 4.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]344Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=132].match_input_xbar_32b_ctl_lo_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]345Configuring match input crossbar byte 132 to come from 32-bit PHV container 4.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]346 That PHV byte contains {ethernet.dstAddr[15:8]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]347Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=134].match_input_xbar_32b_ctl_address to be 4.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]348Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=134].match_input_xbar_32b_ctl_lo_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]349Configuring match input crossbar byte 134 to come from 32-bit PHV container 4.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]350 That PHV byte contains {ethernet.dstAddr[31:24]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]351Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=135].match_input_xbar_32b_ctl_address to be 4.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]352Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=135].match_input_xbar_32b_ctl_lo_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]353Configuring match input crossbar byte 135 to come from 32-bit PHV container 4.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]354 That PHV byte contains {ethernet.dstAddr[39:32]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]355Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=136].match_input_xbar_816b_ctl_address to be 22.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]356Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=136].match_input_xbar_816b_ctl_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]357Configuring match input crossbar byte 136 to come from 16-bit PHV container 6.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]358 That PHV byte contains {ethernet.etherType[7:0]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]359Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=137].match_input_xbar_32b_ctl_address to be 4.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]360Configuring dp.xbar_hash.xbar.match_input_xbar_32b_ctl[word_group=0][output_byte=137].match_input_xbar_32b_ctl_lo_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]361Configuring match input crossbar byte 137 to come from 32-bit PHV container 4.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]362 That PHV byte contains {ethernet.dstAddr[23:16]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]363Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=138].match_input_xbar_816b_ctl_address to be 21.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]364Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=138].match_input_xbar_816b_ctl_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]365Configuring match input crossbar byte 138 to come from 16-bit PHV container 5.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]366 That PHV byte contains {ethernet.srcAddr[47:40]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]367Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=139].match_input_xbar_816b_ctl_address to be 22.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]368Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=139].match_input_xbar_816b_ctl_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]369Configuring match input crossbar byte 139 to come from 16-bit PHV container 6.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]370 That PHV byte contains {ethernet.etherType[15:8]}.
371Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=140].match_input_xbar_816b_ctl_address to be 16.
372Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=140].match_input_xbar_816b_ctl_enable to be 1.
373Configuring match input crossbar byte 140 to come from 16-bit PHV container 0.
374 That PHV byte contains {ig_intr_md.ingress_port[7:0]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]375Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=141].match_input_xbar_816b_ctl_address to be 21.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]376Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=141].match_input_xbar_816b_ctl_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]377Configuring match input crossbar byte 141 to come from 16-bit PHV container 5.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]378 That PHV byte contains {ethernet.dstAddr[7:0]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]379Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=142].match_input_xbar_816b_ctl_address to be 3.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]380Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=142].match_input_xbar_816b_ctl_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]381Configuring match input crossbar byte 142 to come from 8-bit PHV container 3.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]382 That PHV byte contains {ethernet.srcAddr[39:32]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]383Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=143].match_input_xbar_816b_ctl_address to be 2.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]384Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=143].match_input_xbar_816b_ctl_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]385Configuring match input crossbar byte 143 to come from 8-bit PHV container 2.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]386 That PHV byte contains {ethernet.dstAddr[47:40]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]387Configuring dp.match_input_xbar_din_power_ctl[14_byte_group=0][byte_position=0].match_input_xbar_din_power_ctl to be 0x3e. (previous value = 0xe OR new value = 0x30)
388Configuring dp.match_input_xbar_din_power_ctl[14_byte_group=0][byte_position=4].match_input_xbar_din_power_ctl to be 0x1f. (previous value = 0x13 OR new value = 0xc)
389Configuring dp.match_input_xbar_din_power_ctl[14_byte_group=0][byte_position=8].match_input_xbar_din_power_ctl to be 0x79. (previous value = 0x18 OR new value = 0x61)
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]390
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]391--> Idletime Table for match table table0 in stage 0
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]392Looking at Map RAM: Row 7 Unit 0
393Configuring rams.map_alu.row[row=7].vh_xbars.adr_dist_idletime_adr_xbar_ctl[map_ram_index=0].enabled_4bit_muxctl_select to be select of 0.
394Configuring rams.map_alu.row[row=7].vh_xbars.adr_dist_idletime_adr_xbar_ctl[map_ram_index=0].enabled_4bit_muxctl_select to be select of 1.
395Configuring rams.map_alu.row[row=7].adrmux.mapram_config[map_ram_index=0].two_way_idletime_notification to be 1.
396Configuring rams.map_alu.row[row=7].adrmux.mapram_config[map_ram_index=0].per_flow_idletime to be 1.
397Configuring rams.map_alu.row[row=7].adrmux.mapram_config[map_ram_index=0].idletime_bitwidth to be 2 (precision = 3 bits).
398Configuring rams.map_alu.row[row=7].adrmux.mapram_config[map_ram_index=0].mapram_type to be 4.
399Configuring rams.map_alu.row[row=7].adrmux.mapram_config[map_ram_index=0].mapram_logical_table to be 0.
400FIXME: Configuring rams.map_alu.row[row=7].adrmux.mapram_config[map_ram_index=0].mapram_vpn_members to be 0.
401Configuring rams.map_alu.row[row=7].adrmux.mapram_config[map_ram_index=0].mapram_vpn to be 0.
402Configuring rams.map_alu.row[row=7].adrmux.mapram_config[map_ram_index=0].mapram_ecc_generate to be 1.
403Configuring rams.map_alu.row[row=7].adrmux.mapram_config[map_ram_index=0].mapram_ecc_check to be 1.
404Configuring rams.map_alu.row[row=7].adrmux.mapram_config[map_ram_index=0].mapram_ingress to be 1.
405Configuring rams.map_alu.row[row=7].adrmux.mapram_config[map_ram_index=0].mapram_enable to be 1.
406Configuring rams.map_alu.row[row=7].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_wadr_mux_select to be 2.
407Configuring rams.map_alu.row[row=7].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_wadr_mux_enable to be 1.
408Configuring rams.map_alu.row[row=7].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_radr_mux_select_smoflo to be 1.
409Configuring rams.map_alu.row[row=7].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].ram_ofo_stats_mux_select_statsmeter to be 1.
410Configuring rams.map_alu.row[row=7].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].ram_stats_meter_adr_mux_select_idlet to be 1.
411Configuring rams.map_alu.row[row=7].adrmux.idletime_logical_to_physical_sweep_grant_ctl[map_ram_index=0].enabled_4bit_muxctl_select to be 0.
412Configuring rams.map_alu.row[row=7].adrmux.idletime_logical_to_physical_sweep_grant_ctl[map_ram_index=0].enabled_4bit_muxctl_enable to be 1.
413Configuring rams.map_alu.row[row=7].adrmux.idletime_physical_to_logical_req_inc_ctl[map_ram_index=0].enabled_4bit_muxctl_select to be 0.
414Configuring rams.map_alu.row[row=7].adrmux.idletime_physical_to_logical_req_inc_ctl[map_ram_index=0].enabled_4bit_muxctl_enable to be 1.
415Configuring rams.map_alu.row[row=7].adrmux.idletime_cfg_rd_clear_val[map_ram_index=0].idletime_cfg_rd_clear_val to be 0x36.
416 logical table ID is 0
417Configuring rams.match.adrdist.adr_dist_idletime_adr_oxbar_ctl.[entry_index=2].adr_dist_idletime_adr_oxbar_ctl be 0x4000 (previous value = 0x0 OR new value = 0x4000)
418Note that rams.match.adrdist.idletime_sweep_ctl[logical_table_id=0].idletime_sweep_en must be programmed by run time.
419Configuring rams.match.adrdist.idletime_sweep_ctl[logical_table_id=0].idletime_sweep_offset be 0x0.
420Configuring rams.match.adrdist.idletime_sweep_ctl[logical_table_id=0].idletime_sweep_size be 0x0.
421Configuring rams.match.adrdist.idletime_sweep_ctl[logical_table_id=0].idletime_sweep_remove_hole_pos be 0x0.
422Configuring rams.match.adrdist.idletime_sweep_ctl[logical_table_id=0].idletime_sweep_remove_hole_en be 0x0.
423Configuring rams.match.adrdist.idletime_sweep_ctl[logical_table_id=0].idletime_sweep_interval be 0x7.
424Configuring cfg_regs.idle_dump_ctl[logical_table=0].idletime_dump_offset be 0x0.
425Configuring cfg_regs.idle_dump_ctl[logical_table=0].idletime_dump_size be 0x0.
426Configuring cfg_regs.idle_dump_ctl[logical_table=0].idletime_dump_remove_hole_pos be 0x0.
427Configuring cfg_regs.idle_dump_ctl[logical_table=0].idletime_dump_remove_hole_en be 0.
428Configuring rams.match.adrdist.movereg_idle_ctl[logical_table=0].movereg_idle_ctl_size be 2.
429Configuring rams.match.adrdist.movereg_idle_ctl[logical_table=0].movereg_idle_ctl_direct be 1.
430Configuring rams.match.adrdist.movereg_ad_direct[movereg_index=2].movereg_ad_direct be 0x1. (previous value = 0x0 OR new value = 0x1)
431Configuring rams.match.merge.mau_idletime_adr_mask[table_type_index=1][result_bus_number=0].mau_idletime_adr_mask to be 0x1ffff8.
432Configuring rams.match.merge.mau_idletime_adr_default[table_type_index=1][result_bus_number=0].idletime_adr_default to be 0x100003.
433Configuring dp.imem.imem_subword16[unit_number=2][vliw_instruction_number=0].imem_subword16_instr to be 0x4602.
434Configuring dp.imem.imem_subword16[unit_number=2][vliw_instruction_number=0].imem_subword16_color to be 1.
435Configuring dp.imem.imem_subword16[unit_number=2][vliw_instruction_number=0].imem_subword16_parity to be 1.
436Micro instruction added in VLIW 0 for 16-bit position 2 for table table0.
437 Assembled as 0x4602 (or decimal 17922)
438 Micro Instruction deposit-field for PHV Container 130 has bit width 23
439 Field Src2 [3:0] : 0x2 (4 bits in instruction bits [3:0])
440 Field Src1 [4:0] : 0x0 (5 bits in instruction bits [8:4])
441 Field Src1i [0:0] : 0x1 (1 bits in instruction bits [9:9])
442 Field opcode [0:0] : 0x1 (1 bits in instruction bits [10:10])
443 Field high_bit [3:0] : 0x8 (4 bits in instruction bits [14:11])
444 Field low_bit_lo [0:0] : 0x0 (1 bits in instruction bits [15:15])
445 Field right_rotate [3:0] : 0x0 (4 bits in instruction bits [19:16])
446 Field low_bit_hi [2:0] : 0x0 (3 bits in instruction bits [22:20])
447
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]448Configuring dp.actionmux_din_power_ctl[14_byte_group=0][byte_position=8].actionmux_din_power_ctl to be 0x6. (previous value = 0x6 OR new value = 0x4)
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]449Configuring dp.imem.imem_subword16[unit_number=7][vliw_instruction_number=1].imem_subword16_instr to be 0xc7a07.
450Configuring dp.imem.imem_subword16[unit_number=7][vliw_instruction_number=1].imem_subword16_color to be 0.
451Configuring dp.imem.imem_subword16[unit_number=7][vliw_instruction_number=1].imem_subword16_parity to be 0.
452Micro instruction added in VLIW 1 for 16-bit position 7 for table table0.
453 Assembled as 0xc7a07 (or decimal 817671)
454 Micro Instruction alu_a for PHV Container 135 has bit width 23
455 Field Src2 [3:0] : 0x7 (4 bits in instruction bits [3:0])
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]456 Field Src1 [4:0] : 0x0 (5 bits in instruction bits [8:4])
457 Field Src1i [0:0] : 0x1 (1 bits in instruction bits [9:9])
458 Field opcode [9:0] : 0x31e (10 bits in instruction bits [19:10])
459 Field unused [2:0] : 0x0 (3 bits in instruction bits [22:20])
460
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]461Configuring dp.imem.imem_subword16[unit_number=8][vliw_instruction_number=1].imem_subword16_instr to be 0xc7a28.
462Configuring dp.imem.imem_subword16[unit_number=8][vliw_instruction_number=1].imem_subword16_color to be 0.
463Configuring dp.imem.imem_subword16[unit_number=8][vliw_instruction_number=1].imem_subword16_parity to be 1.
464Micro instruction added in VLIW 1 for 16-bit position 8 for table table0.
465 Assembled as 0xc7a28 (or decimal 817704)
466 Micro Instruction alu_a for PHV Container 136 has bit width 23
467 Field Src2 [3:0] : 0x8 (4 bits in instruction bits [3:0])
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]468 Field Src1 [4:0] : 0x2 (5 bits in instruction bits [8:4])
469 Field Src1i [0:0] : 0x1 (1 bits in instruction bits [9:9])
470 Field opcode [9:0] : 0x31e (10 bits in instruction bits [19:10])
471 Field unused [2:0] : 0x0 (3 bits in instruction bits [22:20])
472
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]473Configuring dp.imem.imem_subword16[unit_number=2][vliw_instruction_number=1].imem_subword16_instr to be 0x4602.
474Configuring dp.imem.imem_subword16[unit_number=2][vliw_instruction_number=1].imem_subword16_color to be 1.
475Configuring dp.imem.imem_subword16[unit_number=2][vliw_instruction_number=1].imem_subword16_parity to be 1.
476Micro instruction added in VLIW 1 for 16-bit position 2 for table table0.
477 Assembled as 0x4602 (or decimal 17922)
478 Micro Instruction deposit-field for PHV Container 130 has bit width 23
479 Field Src2 [3:0] : 0x2 (4 bits in instruction bits [3:0])
480 Field Src1 [4:0] : 0x0 (5 bits in instruction bits [8:4])
481 Field Src1i [0:0] : 0x1 (1 bits in instruction bits [9:9])
482 Field opcode [0:0] : 0x1 (1 bits in instruction bits [10:10])
483 Field high_bit [3:0] : 0x8 (4 bits in instruction bits [14:11])
484 Field low_bit_lo [0:0] : 0x0 (1 bits in instruction bits [15:15])
485 Field right_rotate [3:0] : 0x0 (4 bits in instruction bits [19:16])
486 Field low_bit_hi [2:0] : 0x0 (3 bits in instruction bits [22:20])
487
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]488Configuring dp.imem.imem_subword8[unit_number=4][vliw_instruction_number=1].imem_subword8_instr to be 0x594.
489Configuring dp.imem.imem_subword8[unit_number=4][vliw_instruction_number=1].imem_subword8_color to be 1.
490Configuring dp.imem.imem_subword8[unit_number=4][vliw_instruction_number=1].imem_subword8_parity to be 0.
491Micro instruction added in VLIW 1 for 8-bit position 4 for table table0.
492 Assembled as 0x594 (or decimal 1428)
493 Micro Instruction deposit-field for PHV Container 68 has bit width 20
494 Field Src2 [3:0] : 0x4 (4 bits in instruction bits [3:0])
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]495 Field Src1 [4:0] : 0x19 (5 bits in instruction bits [8:4])
496 Field Src1i [0:0] : 0x0 (1 bits in instruction bits [9:9])
497 Field opcode [0:0] : 0x1 (1 bits in instruction bits [10:10])
498 Field high_bit [2:0] : 0x0 (3 bits in instruction bits [13:11])
499 Field low_bit_lo [1:0] : 0x0 (2 bits in instruction bits [15:14])
500 Field right_rotate [2:0] : 0x0 (3 bits in instruction bits [18:16])
501 Field low_bit_hi [0:0] : 0x0 (1 bits in instruction bits [19:19])
502
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]503Configuring dp.imem.imem_subword16[unit_number=1][vliw_instruction_number=1].imem_subword16_instr to be 0x39fc01.
504Configuring dp.imem.imem_subword16[unit_number=1][vliw_instruction_number=1].imem_subword16_color to be 1.
505Configuring dp.imem.imem_subword16[unit_number=1][vliw_instruction_number=1].imem_subword16_parity to be 0.
506Micro instruction added in VLIW 1 for 16-bit position 1 for table table0.
507 Assembled as 0x39fc01 (or decimal 3800065)
508 Micro Instruction deposit-field for PHV Container 129 has bit width 23
509 Field Src2 [3:0] : 0x1 (4 bits in instruction bits [3:0])
510 Field Src1 [4:0] : 0x0 (5 bits in instruction bits [8:4])
511 Field Src1i [0:0] : 0x0 (1 bits in instruction bits [9:9])
512 Field opcode [0:0] : 0x1 (1 bits in instruction bits [10:10])
513 Field high_bit [3:0] : 0xf (4 bits in instruction bits [14:11])
514 Field low_bit_lo [0:0] : 0x1 (1 bits in instruction bits [15:15])
515 Field right_rotate [3:0] : 0x9 (4 bits in instruction bits [19:16])
516 Field low_bit_hi [2:0] : 0x3 (3 bits in instruction bits [22:20])
517
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]518Configuring dp.actionmux_din_power_ctl[14_byte_group=0][byte_position=4].actionmux_din_power_ctl to be 0x10. (previous value = 0x10 OR new value = 0x10)
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]519Configuring dp.actionmux_din_power_ctl[14_byte_group=0][byte_position=8].actionmux_din_power_ctl to be 0x7. (previous value = 0x6 OR new value = 0x7)
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]520Configuring dp.imem.imem_subword8[unit_number=5][vliw_instruction_number=2].imem_subword8_instr to be 0xb7d95.
521Configuring dp.imem.imem_subword8[unit_number=5][vliw_instruction_number=2].imem_subword8_color to be 0.
522Configuring dp.imem.imem_subword8[unit_number=5][vliw_instruction_number=2].imem_subword8_parity to be 1.
523Micro instruction added in VLIW 2 for 8-bit position 5 for table table0.
524 Assembled as 0xb7d95 (or decimal 753045)
525 Micro Instruction deposit-field for PHV Container 69 has bit width 20
526 Field Src2 [3:0] : 0x5 (4 bits in instruction bits [3:0])
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]527 Field Src1 [4:0] : 0x19 (5 bits in instruction bits [8:4])
528 Field Src1i [0:0] : 0x0 (1 bits in instruction bits [9:9])
529 Field opcode [0:0] : 0x1 (1 bits in instruction bits [10:10])
530 Field high_bit [2:0] : 0x7 (3 bits in instruction bits [13:11])
531 Field low_bit_lo [1:0] : 0x1 (2 bits in instruction bits [15:14])
532 Field right_rotate [2:0] : 0x3 (3 bits in instruction bits [18:16])
533 Field low_bit_hi [0:0] : 0x1 (1 bits in instruction bits [19:19])
534
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]535Configuring dp.actionmux_din_power_ctl[14_byte_group=0][byte_position=4].actionmux_din_power_ctl to be 0x30. (previous value = 0x10 OR new value = 0x20)
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]536Configuring rams.match.merge.mau_payload_shifter_enable[table_type=1][result_bus=0].idletime_adr_payload_shifter_en to be 1.
537Configuring rams.match.merge.mau_payload_shifter_enable[table_type=1][result_bus=0].stats_adr_payload_shifter_en to be 1.
538Configuring rams.match.merge.mau_payload_shifter_enable[table_type=1][result_bus=0].actiondata_adr_payload_shifter_en to be 1.
539Configuring rams.match.merge.mau_payload_shifter_enable[table_type=1][result_bus=0].action_instruction_adr_payload_shifter_en to be 1.
540Configuring rams.match.merge.mau_table_counter_ctl[half_index=0].mau_table_counter_ctl to be 0x2. (previous value = 0x0 OR new value = 0x2)
541dirtcam_mode_list = ['2bit', '2bit', '2bit', '2bit', '2bit']
542Configuring tcams.col[col=1].tcam_mode[row=9].tcam_data_dirtcam_mode to be 0x155.
543Configuring tcams.col[col=1].tcam_mode[row=9].tcam_vbit_dirtcam_mode to be 0x1.
544Configuring tcams.col[col=1].tcam_mode[row=9].tcam_data1_select to be 1.
545Configuring tcams.col[col=1].tcam_mode[row=9].tcam_chain_out_enable to be 0.
546Configuring tcams.col[col=1].tcam_mode[row=9].tcam_ingress to be 1.
547Configuring tcams.col[col=1].tcam_mode[row=9].tcam_match_output_enable to be 1.
548Configuring tcams.col[col=1].tcam_mode[row=9].tcam_vpn to be 0.
549Configuring tcams.col[col=1].tcam_mode[row=9].tcam_logical_table to be 0.
550TODO: Currently PHV container valid bits are disabled. Matching on a valid bit will require using a POV bit.
551Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=4][valid_bit_index=0] to be 15.
552Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=4][valid_bit_index=1] to be 15.
553Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=4][valid_bit_index=2] to be 15.
554Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=4][valid_bit_index=3] to be 15.
555Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=4][valid_bit_index=4] to be 15.
556Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=4][valid_bit_index=5] to be 15.
557Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=4][valid_bit_index=6] to be 15.
558Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=4][valid_bit_index=7] to be 15.
559Configuring tcams.vh_data_xbar.tcam_row_halfbyte_mux_ctl[tcam_match_bus=1][row=9].tcam_row_halfbyte_mux_ctl_select to be 0 (don't care).
560Configuring tcams.vh_data_xbar.tcam_row_halfbyte_mux_ctl[tcam_match_bus=1][row=9].tcam_row_halfbyte_mux_ctl_enable to be 1.
561Configuring tcams.vh_data_xbar.tcam_row_output_ctl[tcam_match_bus=1][row=9].enabled_4bit_muxctl_select to be 2.
562Configuring tcams.vh_data_xbar.tcam_row_output_ctl[tcam_match_bus=1][row=9].enabled_4bit_muxctl_enable to be 1.
563dirtcam_mode_list = ['2bit', '2bit', '2bit', '2bit', '2bit']
564Configuring tcams.col[col=1].tcam_mode[row=10].tcam_data_dirtcam_mode to be 0x155.
565Configuring tcams.col[col=1].tcam_mode[row=10].tcam_vbit_dirtcam_mode to be 0x0.
566Configuring tcams.col[col=1].tcam_mode[row=10].tcam_data1_select to be 1.
567Configuring tcams.col[col=1].tcam_mode[row=10].tcam_chain_out_enable to be 1.
568Configuring tcams.col[col=1].tcam_mode[row=10].tcam_ingress to be 1.
569Configuring tcams.col[col=1].tcam_mode[row=10].tcam_match_output_enable to be 0.
570Configuring tcams.col[col=1].tcam_mode[row=10].tcam_vpn to be 0.
571Configuring tcams.col[col=1].tcam_mode[row=10].tcam_logical_table to be 0.
572TODO: Currently PHV container valid bits are disabled. Matching on a valid bit will require using a POV bit.
573Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=0] to be 15.
574Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=1] to be 15.
575Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=2] to be 15.
576Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=3] to be 15.
577Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=4] to be 15.
578Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=5] to be 15.
579Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=6] to be 15.
580Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=7] to be 15.
581Configuring tcams.vh_data_xbar.tcam_row_halfbyte_mux_ctl[tcam_match_bus=1][row=10].tcam_row_halfbyte_mux_ctl_select to be 3 (version on [3:2] and valid bits for [1:0]).
582Configuring tcams.vh_data_xbar.tcam_row_halfbyte_mux_ctl[tcam_match_bus=1][row=10].tcam_row_halfbyte_mux_ctl_enable to be 1.
583Configuring tcams.vh_data_xbar.tcam_extra_byte_ctl[tcam_match_bus=1][row_pair=5].enabled_3bit_muxctl_select to be 0.
584Configuring tcams.vh_data_xbar.tcam_extra_byte_ctl[tcam_match_bus=1][row_pair=5].enabled_3bit_muxctl_enable to be 1.
585Configuring tcams.vh_data_xbar.tcam_row_output_ctl[tcam_match_bus=1][row=10].enabled_4bit_muxctl_select to be 1.
586Configuring tcams.vh_data_xbar.tcam_row_output_ctl[tcam_match_bus=1][row=10].enabled_4bit_muxctl_enable to be 1.
587dirtcam_mode_list = ['2bit', '2bit', '2bit', '2bit', '2bit']
588Configuring tcams.col[col=1].tcam_mode[row=11].tcam_data_dirtcam_mode to be 0x155.
589Configuring tcams.col[col=1].tcam_mode[row=11].tcam_vbit_dirtcam_mode to be 0x1.
590Configuring tcams.col[col=1].tcam_mode[row=11].tcam_data1_select to be 1.
591Configuring tcams.col[col=1].tcam_mode[row=11].tcam_chain_out_enable to be 1.
592Configuring tcams.col[col=1].tcam_mode[row=11].tcam_ingress to be 1.
593Configuring tcams.col[col=1].tcam_mode[row=11].tcam_match_output_enable to be 0.
594Configuring tcams.col[col=1].tcam_mode[row=11].tcam_vpn to be 0.
595Configuring tcams.col[col=1].tcam_mode[row=11].tcam_logical_table to be 0.
596TODO: Currently PHV container valid bits are disabled. Matching on a valid bit will require using a POV bit.
597Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=0] to be 15.
598Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=1] to be 15.
599Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=2] to be 15.
600Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=3] to be 15.
601Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=4] to be 15.
602Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=5] to be 15.
603Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=6] to be 15.
604Configuring tcams.vh_data_xbar.tcam_validbit_xbar_ctl[tcam_match_bus=1][row_pair_index=5][valid_bit_index=7] to be 15.
605Configuring tcams.vh_data_xbar.tcam_row_halfbyte_mux_ctl[tcam_match_bus=1][row=11].tcam_row_halfbyte_mux_ctl_select to be 0 (extra byte low nibble [3:0]).
606Configuring tcams.vh_data_xbar.tcam_row_halfbyte_mux_ctl[tcam_match_bus=1][row=11].tcam_row_halfbyte_mux_ctl_enable to be 1.
607Configuring tcams.vh_data_xbar.tcam_extra_byte_ctl[tcam_match_bus=1][row_pair=5].enabled_3bit_muxctl_select to be 0.
608Configuring tcams.vh_data_xbar.tcam_extra_byte_ctl[tcam_match_bus=1][row_pair=5].enabled_3bit_muxctl_enable to be 1.
609Configuring tcams.vh_data_xbar.tcam_row_output_ctl[tcam_match_bus=1][row=11].enabled_4bit_muxctl_select to be 0.
610Configuring tcams.vh_data_xbar.tcam_row_output_ctl[tcam_match_bus=1][row=11].enabled_4bit_muxctl_enable to be 1.
611Configuring tcams.col[col=0].tcam_table_map[logical_tcam_table_id=0].tcam_table_map to be 0x0.
612Configuring tcams.col[col=1].tcam_table_map[logical_tcam_table_id=0].tcam_table_map to be 0x200.
613--> Ternary Indirection table for Match Table table0 with logical_table_id 0
614Configuring tcams.tcam_match_adr_shift[tcam_table_id=0] to be left shift of 1.
615Configuring rams.array.row[row=0].ram[col=2].unit_ram_ctl.match_ram_write_data_mux_select to be select of 7.
616Configuring rams.array.row[row=0].ram[col=2].unit_ram_ctl.match_ram_read_data_mux_select to be select of 7.
617Configuring rams.array.row[row=0].ram[col=2].unit_ram_ctl.tind_result_bus_select to be select of 1.
618Configuring rams.map_alu.row[row=0].adrmux.ram_address_mux_ctl[column_half=0][column_index=2].ram_unitram_adr_mux_select to be 2.
619Configuring rams.map_alu.row[row=0].adrmux.unitram_config[column_half=0][column_index=2].unitram_type to be 6.
620Configuring rams.map_alu.row[row=0].adrmux.unitram_config[column_half=0][column_index=2].unitram_vpn to be 0.
621Configuring rams.map_alu.row[row=0].adrmux.unitram_config[column_half=0][column_index=2].unitram_logical_table to be 0.
622Configuring rams.map_alu.row[row=0].adrmux.unitram_config[column_half=0][column_index=2].unitram_ingress to be 1.
623Configuring rams.map_alu.row[row=0].adrmux.unitram_config[column_half=0][column_index=2].unitram_enable to be 1.
624Configuring rams.map_alu.row[row=0].adrmux.vh_xbars.adr_dist_tind_adr_xbar_ctl[tind_bus_on_row=0].enabled_3bit_muxctl_select to be 0 (logical tcam table id).
625Configuring rams.map_alu.row[row=0].adrmux.vh_xbars.adr_dist_tind_adr_xbar_ctl[tind_bus_on_row=0].enabled_3bit_muxctl_enable to be 1.
626Configuring rams.array.row[row=0].tind_ecc_error_uram_ctl[direction=0].tind_ecc_error_uram_ctl to be select of 0x1. (previous value = 0x0 OR new value = 0x1)
627Configuring rams.match.merge.tind_ram_data_size[tind_bus_number=0].tind_ram_data_size to be code 2.
628Configuring rams.match.merge.tcam_match_adr_to_physical_oxbar_outputmap[tind_bus_number=0].enabled_3bit_muxctl_select to be 0 (logical tcam table id).
629Configuring rams.match.merge.tcam_match_adr_to_physical_oxbar_outputmap[tind_bus_number=0].enabled_3bit_muxctl_enable to be 1.
630TODO: rams.match.merge.tind_bus_prop[tind_bus_number=0] is currently always set to 1.
631Configuring rams.match.merge.tind_bus_prop[tind_bus_number=0].tcam_piped to be 1.
632Configuring rams.match.merge.tind_bus_prop[tind_bus_number=0].enabled to be 1.
633Configuring rams.match.merge.mau_action_instruction_adr_tcam_shiftcount[physical_result_bus=0].mau_action_instruction_adr_tcam_shiftcount to be 1.
634Configuring rams.match.merge.mau_actiondata_adr_mask[table_type_index=1][physical_result_bus=0].mau_actiondata_adr_mask to be 0x3ffffc.
635Configuring rams.match.merge.mau_actiondata_adr_tcam_shiftcount[physical_result_bus=0].mau_actiondata_adr_tcam_shiftcount to be 68.
636Configuring rams.match.merge.mau_idletime_adr_tcam_shiftcount[result_bus_number=0].mau_idletime_adr_tcam_shiftcount to be 0x42.
637Configuring rams.match.merge.mau_stats_adr_tcam_shiftcount[result_bus_index=0].mau_stats_adr_tcam_shiftcount to be 0x47.
638Configuring rams.match.merge.tcam_hit_to_logical_table_ixbar_outputmap[tcam_table_id=0].enabled_4bit_muxctl_select to be 0 (logical table id).
639Configuring rams.match.merge.tcam_hit_to_logical_table_ixbar_outputmap[tcam_table_id=0].enabled_4bit_muxctl_enable to be 1.
640TODO: rams.match.merge.tcam_table_prop[tcam_table_id=0] is currently always set to 1.
641Configuring rams.match.merge.tcam_table_prop[tcam_table_id=0].tcam_piped to be 1.
642Configuring rams.match.merge.tcam_table_prop[tcam_table_id=0].enabled to be 1.
643Configuring tcams.tcam_output_table_thread[tcam_table_id=0].tcam_output_table_thread to be 1.
644TODO: tcams.tcam_piped is currently always set to True for ingress and egress.
645Configuring tcams.tcam_piped to be 3.
646Configuring cfg_regs.mau_cfg_movereg_tcam_only.mau_cfg_movereg_tcam_only to be 0x1. (previous value = 0x0 OR new value = 0x1)
647
648+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]649| Working on table table0_counter in stage 0 ---
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]650+------------------------------------------------------------------------
651Configuring rams.array.switchbox.row[row=6].ctl.r_stats_alu_o_mux_select.r_stats_alu_o_sel_stats_rd_r_i to be 1.
652Configuring rams.array.row[row=6].ram[col=6].unit_ram_ctl.match_ram_write_data_mux_select to be select of 0.
653Configuring rams.array.row[row=6].ram[col=6].unit_ram_ctl.match_ram_read_data_mux_select to be select of 0.
654Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=0].unitram_type to be 3.
655Note that unitram_vpn does not need to be programmed for synthetic two port rams.
656Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=0].unitram_logical_table to be 0.
657Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=0].unitram_ingress to be 1.
658Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=0].unitram_enable to be 1.
659Configuring rams.array.switchbox.row[row=6].ctl.r_stats_alu_o_mux_select.r_stats_alu_o_sel_stats_rd_r_i to be 1.
660Configuring rams.array.row[row=6].ram[col=7].unit_ram_ctl.match_ram_write_data_mux_select to be select of 0.
661Configuring rams.array.row[row=6].ram[col=7].unit_ram_ctl.match_ram_read_data_mux_select to be select of 0.
662Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=1].unitram_type to be 3.
663Note that unitram_vpn does not need to be programmed for synthetic two port rams.
664Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=1].unitram_logical_table to be 0.
665Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=1].unitram_ingress to be 1.
666Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=1].unitram_enable to be 1.
667Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].ram_unitram_adr_mux_select to be 5.
668Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].ram_stats_meter_adr_mux_select_meter to be 1.
669Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].ram_ofo_stats_mux_select_statsmeter to be 1.
670Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].synth2port_radr_mux_select_home_row to be 1.
671Configuring rams.map_alu.row[row=6].i2portctl.synth2port_hbus_members[bus_index=0][array_half_index=1].synth2port_hbus_members to be 0x1. (previous value = 0x0 OR new value = 0x1)
672Configuring rams.map_alu.row[row=6].i2portctl.synth2port_ctl.synth2port_enable to be 1.
673Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].ram_unitram_adr_mux_select to be 5.
674Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].ram_stats_meter_adr_mux_select_meter to be 1.
675Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].ram_ofo_stats_mux_select_statsmeter to be 1.
676Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].synth2port_radr_mux_select_home_row to be 1.
677Configuring rams.map_alu.row[row=6].i2portctl.synth2port_hbus_members[bus_index=0][array_half_index=1].synth2port_hbus_members to be 0x3. (previous value = 0x1 OR new value = 0x2)
678Configuring rams.map_alu.row[row=6].i2portctl.synth2port_ctl.synth2port_enable to be 1.
679Stat table table0_counter is used by match table table0.
680Configuring rams.match.adrdist.adr_dist_stats_adr_icxbar_ctl[match_logical_table_id=0].adr_dist_stats_adr_icxbar_ctl to be 0x8. (previous value = 0x0 OR new value =0x8)
681Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_type to be 1.
682Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_logical_table to be 0.
683Note that map ram vpn does not need to be configured for synthetic two port map rams.
684Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_ecc_generate to be 1.
685Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_ecc_check to be 1.
686Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_ingress to be 1.
687Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_enable to be 1.
688Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_wadr_mux_select to be 1.
689Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_wadr_mux_enable to be 1.
690Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_radr_mux_select_smoflo to be 1.
691Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_type to be 1.
692Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_logical_table to be 0.
693Note that map ram vpn does not need to be configured for synthetic two port map rams.
694Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_ecc_generate to be 1.
695Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_ecc_check to be 1.
696Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_ingress to be 1.
697Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_enable to be 1.
698Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=1].map_ram_wadr_mux_select to be 1.
699Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=1].map_ram_wadr_mux_enable to be 1.
700Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=1].map_ram_radr_mux_select_smoflo to be 1.
701For counter width 32 and N = 4096
702 number iterations = 32
703 b_cur = 379488672.0
704 eqn(b_cur) = 4294964039.26
705 max_counter_value = 4294967295
706Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.lrt_threshold[threshold_index=0].lrt_threshold to be 0x169e89a.
707Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.lrt_update_interval[threshold_index=0].lrt_update_interval to be 0xfffffff.
708Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.lrt_threshold[threshold_index=1].lrt_threshold to be 0x169e89a.
709Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.lrt_update_interval[threshold_index=1].lrt_update_interval to be 0xfffffff.
710Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.lrt_threshold[threshold_index=2].lrt_threshold to be 0x169e89a.
711Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.lrt_update_interval[threshold_index=2].lrt_update_interval to be 0xfffffff.
712Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.statistics_ctl.stats_entries_per_word to be 4.
713Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.statistics_ctl.stats_process_packets to be 1.
714Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.statistics_ctl.lrt_enable to be 1.
715TODO: Temporarily configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.statistics_ctl.stats_alu_error_enable to be 0.
716Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=3].mau_cfg_stats_alu_lt to be 0x0.
717Configuring cfg_regs.stats_dump_ctl[logical_table=0].stats_dump_entries_per_word be 0x4.
718Configuring cfg_regs.stats_dump_ctl[logical_table=0].stats_dump_has_packets be 0x1.
719Configuring cfg_regs.stats_dump_ctl[logical_table=0].stats_dump_offset be 0x0.
720Configuring cfg_regs.stats_dump_ctl[logical_table=0].stats_dump_size be 0x0.
721Configuring rams.match.adrdist.stats_lrt_fsm_sweep_size[stats_group_index=3].stats_lrt_fsm_sweep_size to be 0x0.
722Configuring rams.match.adrdist.stats_lrt_fsm_sweep_offset[stats_group_index=3].stats_lrt_fsm_sweep_offset to be 0x0.
723Configuring rams.match.adrdist.stats_lrt_sweep_adr[stats_group_index=3].stats_lrt_sweep_adr to be 0x0.
724Configuring rams.map_alu.row[row=6].i2portctl.synth2port_vpn_ctl.synth2port_vpn_base to be 0x0.
725Configuring rams.map_alu.row[row=6].i2portctl.synth2port_vpn_ctl.synth2port_vpn_limit to be 0x0.
726Configuring rams.match.adrdist.packet_action_at_headertime[type_index=0][alu_index=3].packet_action_at_headertime be 1.
727Configuring rams.match.adrdist.movereg_stats_ctl[stat_alu_index=3].movereg_stats_ctl_size be 3.
728Configuring rams.match.adrdist.movereg_stats_ctl[stat_alu_index=3].movereg_stats_ctl_direct be 1.
729Configuring rams.match.adrdist.movereg_ad_direct[movereg_index=0].movereg_ad_direct be 0x1. (previous value = 0x0 OR new value = 0x1)
730Configuring rams.match.adrdist.movereg_stats_ctl[stat_alu_index=3].movereg_stats_ctl_tcam be 1.
731Configuring rams.match.adrdist.movereg_stats_ctl[stat_alu_index=3].movereg_stats_ctl_lt be 0x0.
732Configuring rams.match.adrdist.movereg_ad_stats_alu_to_logical_xbar_ctl[logical_index=0].movereg_ad_stats_alu_to_logical_xbar_ctl be 0x7. ( previous value = 0x0 OR new value = 0x7)
733Configuring rams.match.adrdist.mau_ad_stats_virt_lt[meter_alu_index=3].mau_ad_stats_virt_lt be 0x1.
734+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]735Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay0 to be 12.
736Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay1 to be 0.
737Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_enable to be 1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]738Configuring rams.match.merge.exact_match_delay_thread[copy_index=0].exact_match_delay_thread to be 0x1. (previous value = 0x0 OR new value = 0x1)
739Configuring rams.match.merge.exact_match_delay_thread[copy_index=1].exact_match_delay_thread to be 0x1. (previous value = 0x0 OR new value = 0x1)
740Configuring rams.match.merge.exact_match_delay_thread[copy_index=2].exact_match_delay_thread to be 0x1. (previous value = 0x0 OR new value = 0x1)
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]741Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay0 to be 10.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]742Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay1 to be 0.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]743Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_enable to be 1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]744Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=0].adr_dist_pipe_delay to be 0.
745Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=1].adr_dist_pipe_delay to be 0.
746Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=0].adr_dist_pipe_delay to be 0.
747Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=1].adr_dist_pipe_delay to be 0.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]748Configuring rams.match.merge.exact_match_logical_result_delay.exact_match_logical_result_delay to be 0x3.
749Configuring rams.match.merge.exact_match_logical_result_en.exact_match_logical_result_en to be 0x2.
750Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=0].exact_match_phys_result_delay to be 0x2.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]751Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=1].exact_match_phys_result_delay to be 0x0.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]752Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=0].exact_match_phys_result_en to be 0x2.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]753Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=1].exact_match_phys_result_en to be 0x0.
754Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=0].exact_match_phys_result_thread to be 0x0.
755Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=1].exact_match_phys_result_thread to be 0x0.
756Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_internal_delay_fifo to be 16.
757Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_output_delay_fifo to be 21.
758Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_delay_fifo_en to be 1.
759Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_internal_delay_fifo to be 14.
760Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_output_delay_fifo to be 0.
761Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_delay_fifo_en to be 1.
762Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_ingress to be 0x0.
763Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_egress to be 0x0.
764Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_ingress to be 0x0.
765Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_egress to be 0x0.
766--------------------------------------------
767Configuration for unused statistics ALUs.
768Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=0].mau_cfg_stats_alu_lt to be 0xf.
769Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=1].mau_cfg_stats_alu_lt to be 0xf.
770Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=2].mau_cfg_stats_alu_lt to be 0xf.
771+------------------------------------------------------------------------
772Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=0].phv_ingress_thread to be 0x3f.
773Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=0].phv_ingress_thread_alu to be 0x3f.
774Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=0].phv_ingress_thread_imem to be 0x3f.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]775Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=4].phv_ingress_thread to be 0x3f.
776Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=4].phv_ingress_thread_alu to be 0x3f.
777Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=4].phv_ingress_thread_imem to be 0x3f.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]778Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=8].phv_ingress_thread to be 0xff.
779Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=8].phv_ingress_thread_alu to be 0xff.
780Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=8].phv_ingress_thread_imem to be 0xff.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]781Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=9].phv_ingress_thread to be 0x1.
782Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=9].phv_ingress_thread_alu to be 0x1.
783Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=9].phv_ingress_thread_imem to be 0x1.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]784Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=6].phv_egress_thread to be 0x3.
785Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=6].phv_egress_thread_alu to be 0x3.
786Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=6].phv_egress_thread_imem to be 0x3.
787Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=10].phv_egress_thread to be 0x1.
788Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=10].phv_egress_thread_alu to be 0x1.
789Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=10].phv_egress_thread_imem to be 0x1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]790Configuring rams.match.merge.tcam_match_error_ctl[dir=0].tcam_match_error_ctl_o_err_en to be 1.
791Configuring rams.match.merge.tind_ecc_error_ctl[dir=0].tind_ecc_error_ctl_o_err_en to be 1.
792Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_o_err_en to be 1.
793Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_o_err_en to be 1.
794Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_delay to be 1.
795Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_delay to be 1.
796Configuring rams.match.merge.tcam_match_error_ctl[dir=1].tcam_match_error_ctl_o_err_en to be 1.
797Configuring rams.match.merge.tind_ecc_error_ctl[dir=1].tind_ecc_error_ctl_o_err_en to be 1.
798Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_o_err_en to be 1.
799Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_o_err_en to be 1.
800Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_delay to be 0.
801Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_delay to be 0.
802+------------------------------------------------------------------------
803Configuring dp.action_output_delay[direction_index=0].action_output_delay to be 19.
804Configuring dp.pipelength_added_stages[direction_index=0].pipelength_added_stages to be 2.
805Configuring dp.cur_stage_dependency_on_prev[direction_index=0].cur_stage_dependency_on_prev to be 0.
806Configuring dp.next_stage_dependency_on_cur[direction_index=0].next_stage_dependency_on_cur to be 0.
807Configuring dp.action_output_delay[direction_index=1].action_output_delay to be 17.
808Configuring dp.pipelength_added_stages[direction_index=1].pipelength_added_stages to be 0.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]809Configuring dp.cur_stage_dependency_on_prev[direction_index=1].cur_stage_dependency_on_prev to be 0.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]810Configuring dp.next_stage_dependency_on_cur[direction_index=1].next_stage_dependency_on_cur to be 2.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]811Configuring dp.match_ie_input_mux_sel.match_ie_input_mux_sel to be 0.
812Configuring dp.stage_concurrent_with_prev.stage_concurrent_with_prev to be 0.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]813Configuring dp.phv_fifo_enable.phv_fifo_ingress_action_output_enable to be 1.
814Configuring dp.phv_fifo_enable.phv_fifo_ingress_final_output_enable to be 0.
815Configuring dp.phv_fifo_enable.phv_fifo_egress_action_output_enable to be 1.
816Configuring dp.phv_fifo_enable.phv_fifo_egress_final_output_enable to be 0.
817
818+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]819| MAU Stage 1
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]820+------------------------------------------------------------------------
821
822+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]823| Working on table ecmp_group_table__action__ in stage 1 ---
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]824+------------------------------------------------------------------------
825--> Action Data Table ecmp_group_table__action__ with logical_table_id 0 that is reference type is 'direct'
826Configuring rams.match.adrdist.immediate_data_16b_ixbar_ctl[logical_table_concat_hi_lo_half=0].enabled_4bit_muxctl_select to be 4.
827Configuring rams.match.adrdist.immediate_data_16b_ixbar_ctl[logical_table_concat_hi_lo_half=0].enabled_4bit_muxctl_enable to be 1.
828
829+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]830| Working on table ecmp_group_table in stage 1 ---
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]831+------------------------------------------------------------------------
832--> Hash Match Table ecmp_group_table with logical_table_id 0
833Configuring rams.match.merge.predication_ctl[direction_index=0].table_thread to be 0x1 (previous_value=0x0 OR new_value=0x1).
834Configuring rams.match.merge.logical_table_thread[copy_index=0].logical_table_thread_ingress to be 0x1 (previous_value=0x0 OR new_value=0x1).
835Configuring rams.match.merge.logical_table_thread[copy_index=1].logical_table_thread_ingress to be 0x1 (previous_value=0x0 OR new_value=0x1).
836Configuring rams.match.merge.logical_table_thread[copy_index=2].logical_table_thread_ingress to be 0x1 (previous_value=0x0 OR new_value=0x1).
837Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=0].adr_dist_table_thread to be 0x1 (previous_value=0x0 OR new_value=0x1).
838Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=1].adr_dist_table_thread to be 0x1 (previous_value=0x0 OR new_value=0x1).
839Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=0][result_bus_number=14].enabled_4bit_muxctl_select to be 0 (logical table id).
840Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=0][result_bus_number=14].enabled_4bit_muxctl_enable to be 1.
841Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=2][result_bus_number=14].enabled_4bit_muxctl_select to be 0 (logical table id).
842Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=2][result_bus_number=14].enabled_4bit_muxctl_enable to be 1.
843Configuring rams.match.merge.mau_action_instruction_adr_mask[table_type_index=0][physical_result_bus=14].mau_action_instruction_adr_mask to be 0x0.
844Configuring rams.match.merge.mau_action_instruction_adr_default[table_type_index=0][physical_result_bus=14].mau_action_instruction_adr_default to be 0x40.
845Configuring rams.match.merge.mau_action_instruction_adr_per_entry_en_mux_ctl[table_type_index=0][physical_result_bus=14].mau_action_instruction_adr_per_entry_en_mux_ctl to be 0x0.
846Configuring rams.match.merge.mau_action_instruction_adr_map_en[table_type_index=0].mau_action_instruction_adr_map_en to be 0x1 (previous_value=0x0 OR new_value=0x1).
847Configuring rams.match.merge.mau_action_instruction_adr_map_data[table_type_index=0][logical_table=0][entry_index=0].mau_action_instruction_adr_map_data to be 0x41.
848Configuring rams.match.merge.mau_action_instruction_adr_map_data[table_type_index=0][logical_table=0][entry_index=1].mau_action_instruction_adr_map_data to be 0x0.
849Configuring rams.match.merge.next_table_map_en to be 0x1 (previous_value=0x0 OR new_value=0x1).
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]850Configuring rams.match.merge.next_table_map_data[logical_table_id=0][entry_index=0].next_table_map_data0 to be 0x20.
851Configuring rams.match.merge.next_table_format_data[logical_table_id=0].match_next_table_adr_miss_value to be 0x20.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]852Configuring rams.match.merge.next_table_format_data[logical_table_id=0].match_next_table_adr_mask to be 0x0.
853Configuring rams.match.merge.mau_immediate_data_mask[table_type_index=0][result_bus_number=14].mau_immediate_data_mask to be 0xffff.
854Configuring rams.match.merge.mau_stats_adr_mask[table_type_index=0][result_bus_number=14].mau_stats_adr_mask to be 0xffffe.
855Configuring rams.match.merge.mau_stats_adr_default[table_type_index=0][result_bus_number=14].mau_stats_adr_default to be 0x80000.
856Configuring dp.mau_match_input_xbar_exact_match_enable[direction_index=0].mau_match_input_xbar_exact_match_enable to be 0x1. (old value = 0x0 OR new value = 0x1)
857Configuring dp.xbar_hash.xbar.mau_match_input_xbar_ternary_match_enable[direction_index=0].mau_match_input_xbar_ternary_match_enable to be 0x0. (old value = 0x0 OR new value = 0x0)
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]858Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=0].match_input_xbar_816b_ctl_address to be 24.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]859Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=0].match_input_xbar_816b_ctl_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]860Configuring match input crossbar byte 0 to come from 16-bit PHV container 8.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]861 That PHV byte contains {ecmp_metadata.selector[7:0]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]862Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=1].match_input_xbar_816b_ctl_address to be 24.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]863Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=1].match_input_xbar_816b_ctl_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]864Configuring match input crossbar byte 1 to come from 16-bit PHV container 8.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]865 That PHV byte contains {ecmp_metadata.selector[15:8]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]866Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=2].match_input_xbar_816b_ctl_address to be 23.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]867Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=2].match_input_xbar_816b_ctl_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]868Configuring match input crossbar byte 2 to come from 16-bit PHV container 7.
Carmelo Cascone8aa05482017-09-12 13:21:59 +0200[diff] [blame]869 That PHV byte contains {ecmp_metadata.group_id[7:0]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]870Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=3].match_input_xbar_816b_ctl_address to be 23.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]871Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=3].match_input_xbar_816b_ctl_enable to be 1.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]872Configuring match input crossbar byte 3 to come from 16-bit PHV container 7.
Carmelo Cascone8aa05482017-09-12 13:21:59 +0200[diff] [blame]873 That PHV byte contains {ecmp_metadata.group_id[15:8]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]874Configuring dp.match_input_xbar_din_power_ctl[14_byte_group=0][byte_position=8].match_input_xbar_din_power_ctl to be 0x80. (previous value = 0x0 OR new value = 0x80)
875Configuring dp.match_input_xbar_din_power_ctl[14_byte_group=0][byte_position=9].match_input_xbar_din_power_ctl to be 0x1. (previous value = 0x0 OR new value = 0x1)
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]876Configuring dp.xbar_hash.hash.hash_seed[output_bit=2].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
877Configuring dp.xbar_hash.hash.hash_seed[output_bit=3].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
878Configuring dp.xbar_hash.hash.hash_seed[output_bit=5].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
879Configuring dp.xbar_hash.hash.hash_seed[output_bit=7].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
880Configuring dp.xbar_hash.hash.hash_seed[output_bit=8].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
881Configuring dp.xbar_hash.hash.hash_seed[output_bit=10].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
882Configuring dp.xbar_hash.hash.hash_seed[output_bit=11].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
883Configuring dp.xbar_hash.hash.hash_seed[output_bit=15].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
884Configuring dp.xbar_hash.hash.hash_seed[output_bit=19].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
885Configuring dp.xbar_hash.hash.hash_seed[output_bit=20].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
886Configuring dp.xbar_hash.hash.hash_seed[output_bit=21].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
887Configuring dp.xbar_hash.hash.hash_seed[output_bit=23].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
888Configuring dp.xbar_hash.hash.hash_seed[output_bit=24].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
889Configuring dp.xbar_hash.hash.hash_seed[output_bit=25].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
890Configuring dp.xbar_hash.hash.hash_seed[output_bit=26].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
891Configuring dp.xbar_hash.hash.hash_seed[output_bit=28].hash_seed to be 0x1 (previous value = 0x0 OR new value = 0x1)
892Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=0][byte_number=0].parity_group_mask to be 0x1. (previous value = 0x0 OR new value = 0x1)
893Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=0][byte_number=1].parity_group_mask to be 0x0. (previous value = 0x0 OR new value = 0x0)
894Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=0].byte0 to be 0x1.
895Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=0].byte1 to be 0x84.
896Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=0].byte0 to be 0xa9.
897Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=0].byte1 to be 0xbe.
898Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=1].byte0 to be 0x2.
899Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=1].byte1 to be 0xa0.
900Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=1].byte0 to be 0xd3.
901Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=1].byte1 to be 0xc0.
902Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=2].byte0 to be 0x4.
903Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=2].byte1 to be 0xd4.
904Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=2].byte0 to be 0xdc.
905Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=2].byte1 to be 0x26.
906Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=3].byte0 to be 0x8.
907Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=3].byte1 to be 0x38.
908Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=3].byte0 to be 0xd0.
909Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=3].byte1 to be 0x78.
910Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=4].byte0 to be 0x10.
911Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=4].byte1 to be 0x8.
912Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=4].byte0 to be 0xdc.
913Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=4].byte1 to be 0xf4.
914Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=5].byte0 to be 0x20.
915Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=5].byte1 to be 0x24.
916Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=5].byte0 to be 0xe.
917Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=5].byte1 to be 0x90.
918Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=6].byte0 to be 0x40.
919Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=6].byte1 to be 0xf4.
920Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=6].byte0 to be 0x3e.
921Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=6].byte1 to be 0x8e.
922Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=7].byte0 to be 0x80.
923Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=7].byte1 to be 0x8c.
924Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=7].byte0 to be 0x7d.
925Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=7].byte1 to be 0x4.
926Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=8].byte1 to be 0x79.
927Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=8].byte0 to be 0x12.
928Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=8].byte1 to be 0x40.
929Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=9].byte1 to be 0xee.
930Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=9].byte0 to be 0x30.
931Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=9].byte1 to be 0x21.
932Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=10].byte1 to be 0x7a.
933Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=10].byte0 to be 0xf0.
934Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=10].byte1 to be 0x7f.
935Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=11].byte0 to be 0x1.
936Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=11].byte1 to be 0x5c.
937Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=11].byte0 to be 0x54.
938Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=11].byte1 to be 0x14.
939Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=12].byte0 to be 0x2.
940Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=12].byte1 to be 0x94.
941Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=12].byte0 to be 0x62.
942Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=12].byte1 to be 0x63.
943Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=13].byte0 to be 0x4.
944Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=13].byte1 to be 0xb4.
945Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=13].byte0 to be 0x47.
946Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=13].byte1 to be 0x30.
947Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=14].byte0 to be 0x8.
948Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=14].byte1 to be 0xfc.
949Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=14].byte0 to be 0xa5.
950Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=14].byte1 to be 0xaa.
951Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=15].byte0 to be 0x10.
952Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=15].byte1 to be 0x48.
953Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=15].byte0 to be 0xee.
954Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=15].byte1 to be 0x84.
955Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=16].byte0 to be 0x20.
956Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=16].byte1 to be 0xb4.
957Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=16].byte0 to be 0xf1.
958Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=16].byte1 to be 0x93.
959Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=17].byte0 to be 0x40.
960Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=17].byte1 to be 0xb4.
961Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=17].byte0 to be 0xd7.
962Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=17].byte1 to be 0x19.
963Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=18].byte0 to be 0x80.
964Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=18].byte1 to be 0xec.
965Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=18].byte0 to be 0x62.
966Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=18].byte1 to be 0x13.
967Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=19].byte1 to be 0x29.
968Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=19].byte0 to be 0x12.
969Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=19].byte1 to be 0x16.
970Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=20].byte1 to be 0x45.
971Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=20].byte0 to be 0xe0.
972Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=20].byte1 to be 0xfe.
973Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=21].byte1 to be 0x6.
974Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=21].byte0 to be 0xd1.
975Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=21].byte1 to be 0x65.
976Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=22].byte0 to be 0x1.
977Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=22].byte1 to be 0x84.
978Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=22].byte0 to be 0x33.
979Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=22].byte1 to be 0xa4.
980Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=23].byte0 to be 0x2.
981Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=23].byte1 to be 0xc.
982Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=23].byte0 to be 0x7c.
983Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=23].byte1 to be 0xe.
984Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=24].byte0 to be 0x4.
985Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=24].byte1 to be 0x4c.
986Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=24].byte0 to be 0x8d.
987Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=24].byte1 to be 0x6f.
988Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=25].byte0 to be 0x8.
989Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=25].byte1 to be 0x2c.
990Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=25].byte0 to be 0xc2.
991Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=25].byte1 to be 0xf9.
992Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=26].byte0 to be 0x10.
993Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=26].byte1 to be 0xd0.
994Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=26].byte0 to be 0x17.
995Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=26].byte1 to be 0xf9.
996Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=27].byte0 to be 0x20.
997Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=27].byte1 to be 0x8.
998Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=27].byte0 to be 0x6c.
999Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=27].byte1 to be 0x32.
1000Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=28].byte0 to be 0x40.
1001Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=28].byte1 to be 0x74.
1002Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=28].byte0 to be 0xdc.
1003Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=28].byte1 to be 0xb7.
1004Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=29].byte0 to be 0x80.
1005Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=29].byte1 to be 0xf8.
1006Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=29].byte0 to be 0x5c.
1007Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=29].byte1 to be 0xa.
1008Configuring dp.hashout_ctl.hash_group_ingress_enable to be 0x1. (previous value = 0x0 OR new value = 0x1)
1009Configuring dp.imem.imem_subword16[unit_number=2][vliw_instruction_number=0].imem_subword16_instr to be 0x4602.
1010Configuring dp.imem.imem_subword16[unit_number=2][vliw_instruction_number=0].imem_subword16_color to be 1.
1011Configuring dp.imem.imem_subword16[unit_number=2][vliw_instruction_number=0].imem_subword16_parity to be 1.
1012Micro instruction added in VLIW 0 for 16-bit position 2 for table ecmp_group_table.
1013 Assembled as 0x4602 (or decimal 17922)
1014 Micro Instruction deposit-field for PHV Container 130 has bit width 23
1015 Field Src2 [3:0] : 0x2 (4 bits in instruction bits [3:0])
1016 Field Src1 [4:0] : 0x0 (5 bits in instruction bits [8:4])
1017 Field Src1i [0:0] : 0x1 (1 bits in instruction bits [9:9])
1018 Field opcode [0:0] : 0x1 (1 bits in instruction bits [10:10])
1019 Field high_bit [3:0] : 0x8 (4 bits in instruction bits [14:11])
1020 Field low_bit_lo [0:0] : 0x0 (1 bits in instruction bits [15:15])
1021 Field right_rotate [3:0] : 0x0 (4 bits in instruction bits [19:16])
1022 Field low_bit_hi [2:0] : 0x0 (3 bits in instruction bits [22:20])
1023
1024Configuring dp.actionmux_din_power_ctl[14_byte_group=0][byte_position=8].actionmux_din_power_ctl to be 0x4. (previous value = 0x0 OR new value = 0x4)
1025Configuring rams.match.merge.mau_payload_shifter_enable[table_type=0][result_bus=14].stats_adr_payload_shifter_en to be 1.
1026Configuring rams.match.merge.mau_payload_shifter_enable[table_type=0][result_bus=14].action_instruction_adr_payload_shifter_en to be 1.
1027Configuring rams.match.merge.mau_payload_shifter_enable[table_type=0][result_bus=14].immediate_data_payload_shifter_en to be 1.
1028Configuring rams.match.merge.mau_table_counter_ctl[half_index=0].mau_table_counter_ctl to be 0x2. (previous value = 0x0 OR new value = 0x2)
1029--> Hash Match Way 0
1030Packed entry for hash way 0 is
1031 [0] = (field_bit=0, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 0))
1032 [1] = (field_bit=1, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 1))
1033 [2] = (field_bit=2, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 2))
1034 [3] = (field_bit=3, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 3))
1035 [4] = (field_bit=4, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 4))
1036 [5] = (field_bit=5, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 5))
1037 [6] = (field_bit=6, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 6))
1038 [7] = (field_bit=7, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 7))
1039 [8] = (field_bit=8, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 8))
1040 [9] = (field_bit=9, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 9))
1041 [10] = (field_bit=10, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 10))
1042 [11] = (field_bit=11, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 11))
1043 [12] = (field_bit=12, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 12))
1044 [13] = (field_bit=13, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 13))
1045 [14] = (field_bit=14, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 14))
1046 [15] = (field_bit=15, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 15))
Carmelo Cascone8aa05482017-09-12 13:21:59 +0200[diff] [blame]1047 [16] = (field_bit=0, hash_match_group_bit=16, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 0))
1048 [17] = (field_bit=1, hash_match_group_bit=17, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 1))
1049 [18] = (field_bit=2, hash_match_group_bit=18, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 2))
1050 [19] = (field_bit=3, hash_match_group_bit=19, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 3))
1051 [20] = (field_bit=4, hash_match_group_bit=20, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 4))
1052 [21] = (field_bit=5, hash_match_group_bit=21, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 5))
1053 [22] = (field_bit=6, hash_match_group_bit=22, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 6))
1054 [23] = (field_bit=7, hash_match_group_bit=23, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 7))
1055 [24] = (field_bit=8, hash_match_group_bit=24, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 8))
1056 [25] = (field_bit=9, hash_match_group_bit=25, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 9))
1057 [26] = (field_bit=10, hash_match_group_bit=26, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 10))
1058 [27] = (field_bit=11, hash_match_group_bit=27, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 11))
1059 [28] = (field_bit=12, hash_match_group_bit=28, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 12))
1060 [29] = (field_bit=13, hash_match_group_bit=29, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 13))
1061 [30] = (field_bit=14, hash_match_group_bit=30, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 14))
1062 [31] = (field_bit=15, hash_match_group_bit=31, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 15))
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1063 [32] = None
1064 [33] = None
1065 [34] = (field_bit=10, hash_match_group_bit=10, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 10))
1066 [35] = (field_bit=11, hash_match_group_bit=11, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 11))
1067 [36] = (field_bit=12, hash_match_group_bit=12, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 12))
1068 [37] = (field_bit=13, hash_match_group_bit=13, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 13))
1069 [38] = (field_bit=14, hash_match_group_bit=14, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 14))
1070 [39] = (field_bit=15, hash_match_group_bit=15, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 15))
1071 [40] = None
1072 [41] = None
1073 [42] = None
1074 [43] = None
1075 [44] = None
1076 [45] = None
1077 [46] = None
1078 [47] = None
1079 [48] = None
1080 [49] = None
1081 [50] = None
1082 [51] = None
1083 [52] = None
1084 [53] = None
1085 [54] = None
1086 [55] = None
1087 [56] = None
1088 [57] = None
1089 [58] = None
1090 [59] = None
1091 [60] = None
1092 [61] = None
1093 [62] = None
1094 [63] = None
1095 [64] = None
1096 [65] = None
1097 [66] = None
1098 [67] = None
1099 [68] = None
1100 [69] = None
1101 [70] = None
1102 [71] = None
1103 [72] = None
1104 [73] = None
1105 [74] = None
1106 [75] = None
1107 [76] = None
1108 [77] = None
1109 [78] = None
1110 [79] = None
1111 [80] = None
1112 [81] = None
1113 [82] = None
1114 [83] = None
1115 [84] = None
1116 [85] = None
1117 [86] = None
1118 [87] = None
1119 [88] = None
1120 [89] = None
1121 [90] = None
1122 [91] = None
1123 [92] = None
1124 [93] = None
1125 [94] = None
1126 [95] = None
1127 [96] = None
1128 [97] = None
1129 [98] = None
1130 [99] = None
1131 [100] = None
1132 [101] = None
1133 [102] = None
1134 [103] = None
1135 [104] = None
1136 [105] = None
1137 [106] = None
1138 [107] = None
1139 [108] = None
1140 [109] = None
1141 [110] = None
1142 [111] = None
1143 [112] = None
1144 [113] = None
1145 [114] = None
1146 [115] = None
1147 [116] = None
1148 [117] = None
1149 [118] = None
1150 [119] = None
1151 [120] = (field_bit=0, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-overhead-0----version_valid--', 0))
1152 [121] = (field_bit=1, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-overhead-0----version_valid--', 1))
1153 [122] = (field_bit=2, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-overhead-0----version_valid--', 2))
1154 [123] = (field_bit=3, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-overhead-0----version_valid--', 3))
1155 [124] = None
1156 [125] = None
1157 [126] = None
1158 [127] = None
1159
1160Configuring rams.array.row[row=7].ram[column=2].match_mask[entry_index=0].match_mask to be 0xffff.
1161Configuring rams.array.row[row=7].ram[column=2].match_mask[entry_index=1].match_mask to be 0xffffff03.
1162Configuring rams.array.row[row=7].ram[column=2].match_mask[entry_index=2].match_mask to be 0xffffffff.
1163Configuring rams.array.row[row=7].ram[column=2].match_mask[entry_index=3].match_mask to be 0xf0ffffff.
1164Configuring rams.array.row[row=7].ram[column=2].unit_ram_ctl.match_ram_write_data_mux_select to be 7.
1165Configuring rams.array.row[row=7].ram[column=2].unit_ram_ctl.match_ram_read_data_mux_select to be 7.
1166Configuring rams.array.row[row=7].ram[column=2].unit_ram_ctl.match_result_bus_select to be 1.
1167Configuring rams.array.row[row=7].ram[column=2].unit_ram_ctl.match_entry_enable to be 1.
1168Configuring rams.array.row[row=7].ram[column=2].unit_ram_ctl.match_ram_logical_table to be 0x0.
1169For entry_in_ram_word 0, should have vpn 0, with lower_two_bits of 0 and upper_vpn of 0
1170for entry_in_ram_word 0, use lsbs of 0
1171Configuring rams.array.row[row=7].ram[column=2].match_ram_vpn.match_ram_vpn0 to be 0.
1172Configuring rams.array.row[row=7].ram[column=2].match_ram_vpn.match_ram_vpn_lsbs to be 0x0.
1173version valid nibbles are : [30]
1174Configuring rams.array.row[row=7].ram[column=2].match_nibble_s0q1_enable.match_nibble_s0q1_enable to be 0xbfffffff.
1175Configuring rams.array.row[row=7].ram[column=2].match_nibble_s1q0_enable.match_nibble_s1q0_enable to be 0xffffffff.
1176Configuring rams.array.row[row=7].ram[column=2].match_bytemask[entry_in_ram_word=0].mask_bytes_0_to_13 to be 0x3fe3.
1177Configuring rams.array.row[row=7].ram[column=2].match_bytemask[entry_in_ram_word=0].mask_nibbles_28_to_31 to be 0xb.
1178Configuring rams.array.row[row=7].ram[column=2].match_bytemask[entry_in_ram_word=1].mask_bytes_0_to_13 to be 0x3fff.
1179Configuring rams.array.row[row=7].ram[column=2].match_bytemask[entry_in_ram_word=1].mask_nibbles_28_to_31 to be 0xf.
1180Configuring rams.array.row[row=7].ram[column=2].match_bytemask[entry_in_ram_word=2].mask_bytes_0_to_13 to be 0x3fff.
1181Configuring rams.array.row[row=7].ram[column=2].match_bytemask[entry_in_ram_word=2].mask_nibbles_28_to_31 to be 0xf.
1182Configuring rams.array.row[row=7].ram[column=2].match_bytemask[entry_in_ram_word=3].mask_bytes_0_to_13 to be 0x3fff.
1183Configuring rams.array.row[row=7].ram[column=2].match_bytemask[entry_in_ram_word=3].mask_nibbles_28_to_31 to be 0xf.
1184Configuring rams.array.row[row=7].ram[column=2].match_bytemask[entry_in_ram_word=4].mask_bytes_0_to_13 to be 0x3fff.
1185Configuring rams.array.row[row=7].ram[column=2].match_bytemask[entry_in_ram_word=4].mask_nibbles_28_to_31 to be 0xf.
1186Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=0].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1187Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=1].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1188Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=2].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1189Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=3].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1190Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=4].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1191Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=5].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1192Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=6].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1193Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=7].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1194Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=0].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1195Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=1].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1196Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=2].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1197Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=3].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1198Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=4].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1199Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=5].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1200Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=6].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1201Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=7].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1202Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=2].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1203Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=3].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1204Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=4].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1205Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=5].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1206Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=6].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1207Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=7].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1208Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=15][bit_number=0].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x8.
1209Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=15][bit_number=1].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x8.
1210Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=15][bit_number=2].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x8.
1211Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=15][bit_number=3].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x8.
1212Configuring rams.array.row[row=7].vh_xbar[search_bus_index=0].exactmatch_row_vh_xbar_ctl.exactmatch_row_vh_xbar_select to be 0.
1213Configuring rams.array.row[row=7].vh_xbar[search_bus_index=0].exactmatch_row_vh_xbar_ctl.exactmatch_row_vh_xbar_enable to be 1.
1214Configuring rams.array.row[row=7].vh_xbar[search_bus_index=0].exactmatch_row_vh_xbar_ctl.exactmatch_row_vh_xbar_thread to be 0.
1215Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_bank_enable[sram_col=2].exactmatch_bank_enable_bank_mask to be 0x0.
1216Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_bank_enable[sram_col=2].exactmatch_bank_enable_bank_id to be 0x0.
1217Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_bank_enable[sram_col=2].exactmatch_bank_enable_inp_sel to be 1.
1218Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_row_hashadr_xbar_ctl[search_bus_index=0].enabled_3bit_muxctl_select to be 0.
1219Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_row_hashadr_xbar_ctl[search_bus_index=0].enabled_3bit_muxctl_enable to be 1.
1220Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_mem_hashadr_xbar_ctl[sram_col=2].enabled_4bit_muxctl_select to be 0.
1221Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_mem_hashadr_xbar_ctl[sram_col=2].enabled_4bit_muxctl_enable to be 1.
1222Configuring rams.match.merge.mau_action_instruction_adr_exact_shiftcount[physical_result_bus=14][entry_in_ram_word=0].mau_action_instruction_adr_exact_shiftcount to be 0.
1223Configuring rams.match.merge.mau_immediate_data_exact_shiftcount[physical_result_bus=14][entry_in_ram_word=0].mau_immediate_data_exact_shiftcount to be 0.
1224Configuring rams.match.merge.mau_stats_adr_exact_shiftcount[result_bus_number = 14][entry_in_ram_word=0].mau_stats_adr_exact_shiftcount to be 0x46.
1225Configuring rams.map_alu.row[row=7].adrmux.unitram_config[column_half=0][column_index=2].unitram_type to be 1.
1226Configuring rams.map_alu.row[row=7].adrmux.unitram_config[column_half=0][column_index=2].unitram_logical_table to be 0.
1227Configuring rams.map_alu.row[row=7].adrmux.unitram_config[column_half=0][column_index=2].unitram_ingress to be 1.
1228Configuring rams.map_alu.row[row=7].adrmux.unitram_config[column_half=0][column_index=2].unitram_enable to be 1.
1229Configuring rams.array.row[row=7].emm_ecc_error_uram_ctl[direction=0].emm_ecc_error_uram_ctl to be select of 0x1. (previous value = 0x0 OR new value = 0x1)
1230In Ram Word 0:
1231 wide entry 0 occupied ram word entry 0
1232Configuring rams.match.merge.col[col_number=2].row_action_nxtable_bus_drive[row_number=7].row_action_nxtable_bus_drive to be 1.
1233Configuring rams.match.merge.col[col_number=2].hitmap_output_map[hit_signal=14].enabled_4bit_muxctl_select to be 14 (hit signal to output on).
1234Configuring rams.match.merge.col[col_number=2].hitmap_output_map[hit_signal=14].enabled_4bit_muxctl_enable to be 1.
1235--> Hash Match Way 1
1236Packed entry for hash way 1 is
1237 [0] = (field_bit=0, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 0))
1238 [1] = (field_bit=1, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 1))
1239 [2] = (field_bit=2, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 2))
1240 [3] = (field_bit=3, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 3))
1241 [4] = (field_bit=4, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 4))
1242 [5] = (field_bit=5, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 5))
1243 [6] = (field_bit=6, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 6))
1244 [7] = (field_bit=7, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 7))
1245 [8] = (field_bit=8, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 8))
1246 [9] = (field_bit=9, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 9))
1247 [10] = (field_bit=10, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 10))
1248 [11] = (field_bit=11, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 11))
1249 [12] = (field_bit=12, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 12))
1250 [13] = (field_bit=13, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 13))
1251 [14] = (field_bit=14, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 14))
1252 [15] = (field_bit=15, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 15))
Carmelo Cascone8aa05482017-09-12 13:21:59 +0200[diff] [blame]1253 [16] = (field_bit=0, hash_match_group_bit=16, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 0))
1254 [17] = (field_bit=1, hash_match_group_bit=17, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 1))
1255 [18] = (field_bit=2, hash_match_group_bit=18, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 2))
1256 [19] = (field_bit=3, hash_match_group_bit=19, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 3))
1257 [20] = (field_bit=4, hash_match_group_bit=20, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 4))
1258 [21] = (field_bit=5, hash_match_group_bit=21, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 5))
1259 [22] = (field_bit=6, hash_match_group_bit=22, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 6))
1260 [23] = (field_bit=7, hash_match_group_bit=23, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 7))
1261 [24] = (field_bit=8, hash_match_group_bit=24, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 8))
1262 [25] = (field_bit=9, hash_match_group_bit=25, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 9))
1263 [26] = (field_bit=10, hash_match_group_bit=26, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 10))
1264 [27] = (field_bit=11, hash_match_group_bit=27, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 11))
1265 [28] = (field_bit=12, hash_match_group_bit=28, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 12))
1266 [29] = (field_bit=13, hash_match_group_bit=29, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 13))
1267 [30] = (field_bit=14, hash_match_group_bit=30, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 14))
1268 [31] = (field_bit=15, hash_match_group_bit=31, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 15))
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1269 [32] = None
1270 [33] = None
1271 [34] = (field_bit=10, hash_match_group_bit=10, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 10))
1272 [35] = (field_bit=11, hash_match_group_bit=11, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 11))
1273 [36] = (field_bit=12, hash_match_group_bit=12, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 12))
1274 [37] = (field_bit=13, hash_match_group_bit=13, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 13))
1275 [38] = (field_bit=14, hash_match_group_bit=14, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 14))
1276 [39] = (field_bit=15, hash_match_group_bit=15, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 15))
1277 [40] = None
1278 [41] = None
1279 [42] = None
1280 [43] = None
1281 [44] = None
1282 [45] = None
1283 [46] = None
1284 [47] = None
1285 [48] = None
1286 [49] = None
1287 [50] = None
1288 [51] = None
1289 [52] = None
1290 [53] = None
1291 [54] = None
1292 [55] = None
1293 [56] = None
1294 [57] = None
1295 [58] = None
1296 [59] = None
1297 [60] = None
1298 [61] = None
1299 [62] = None
1300 [63] = None
1301 [64] = None
1302 [65] = None
1303 [66] = None
1304 [67] = None
1305 [68] = None
1306 [69] = None
1307 [70] = None
1308 [71] = None
1309 [72] = None
1310 [73] = None
1311 [74] = None
1312 [75] = None
1313 [76] = None
1314 [77] = None
1315 [78] = None
1316 [79] = None
1317 [80] = None
1318 [81] = None
1319 [82] = None
1320 [83] = None
1321 [84] = None
1322 [85] = None
1323 [86] = None
1324 [87] = None
1325 [88] = None
1326 [89] = None
1327 [90] = None
1328 [91] = None
1329 [92] = None
1330 [93] = None
1331 [94] = None
1332 [95] = None
1333 [96] = None
1334 [97] = None
1335 [98] = None
1336 [99] = None
1337 [100] = None
1338 [101] = None
1339 [102] = None
1340 [103] = None
1341 [104] = None
1342 [105] = None
1343 [106] = None
1344 [107] = None
1345 [108] = None
1346 [109] = None
1347 [110] = None
1348 [111] = None
1349 [112] = None
1350 [113] = None
1351 [114] = None
1352 [115] = None
1353 [116] = None
1354 [117] = None
1355 [118] = None
1356 [119] = None
1357 [120] = (field_bit=0, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-overhead-0----version_valid--', 0))
1358 [121] = (field_bit=1, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-overhead-0----version_valid--', 1))
1359 [122] = (field_bit=2, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-overhead-0----version_valid--', 2))
1360 [123] = (field_bit=3, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-overhead-0----version_valid--', 3))
1361 [124] = None
1362 [125] = None
1363 [126] = None
1364 [127] = None
1365
1366Configuring rams.array.row[row=7].ram[column=3].match_mask[entry_index=0].match_mask to be 0xffff.
1367Configuring rams.array.row[row=7].ram[column=3].match_mask[entry_index=1].match_mask to be 0xffffff03.
1368Configuring rams.array.row[row=7].ram[column=3].match_mask[entry_index=2].match_mask to be 0xffffffff.
1369Configuring rams.array.row[row=7].ram[column=3].match_mask[entry_index=3].match_mask to be 0xf0ffffff.
1370Configuring rams.array.row[row=7].ram[column=3].unit_ram_ctl.match_ram_write_data_mux_select to be 7.
1371Configuring rams.array.row[row=7].ram[column=3].unit_ram_ctl.match_ram_read_data_mux_select to be 7.
1372Configuring rams.array.row[row=7].ram[column=3].unit_ram_ctl.match_result_bus_select to be 1.
1373Configuring rams.array.row[row=7].ram[column=3].unit_ram_ctl.match_entry_enable to be 1.
1374Configuring rams.array.row[row=7].ram[column=3].unit_ram_ctl.match_ram_logical_table to be 0x0.
1375For entry_in_ram_word 0, should have vpn 1, with lower_two_bits of 1 and upper_vpn of 0
1376for entry_in_ram_word 0, use lsbs of 1
1377Configuring rams.array.row[row=7].ram[column=3].match_ram_vpn.match_ram_vpn0 to be 0.
1378Configuring rams.array.row[row=7].ram[column=3].match_ram_vpn.match_ram_vpn_lsbs to be 0x1.
1379version valid nibbles are : [30]
1380Configuring rams.array.row[row=7].ram[column=3].match_nibble_s0q1_enable.match_nibble_s0q1_enable to be 0xbfffffff.
1381Configuring rams.array.row[row=7].ram[column=3].match_nibble_s1q0_enable.match_nibble_s1q0_enable to be 0xffffffff.
1382Configuring rams.array.row[row=7].ram[column=3].match_bytemask[entry_in_ram_word=0].mask_bytes_0_to_13 to be 0x3fe3.
1383Configuring rams.array.row[row=7].ram[column=3].match_bytemask[entry_in_ram_word=0].mask_nibbles_28_to_31 to be 0xb.
1384Configuring rams.array.row[row=7].ram[column=3].match_bytemask[entry_in_ram_word=1].mask_bytes_0_to_13 to be 0x3fff.
1385Configuring rams.array.row[row=7].ram[column=3].match_bytemask[entry_in_ram_word=1].mask_nibbles_28_to_31 to be 0xf.
1386Configuring rams.array.row[row=7].ram[column=3].match_bytemask[entry_in_ram_word=2].mask_bytes_0_to_13 to be 0x3fff.
1387Configuring rams.array.row[row=7].ram[column=3].match_bytemask[entry_in_ram_word=2].mask_nibbles_28_to_31 to be 0xf.
1388Configuring rams.array.row[row=7].ram[column=3].match_bytemask[entry_in_ram_word=3].mask_bytes_0_to_13 to be 0x3fff.
1389Configuring rams.array.row[row=7].ram[column=3].match_bytemask[entry_in_ram_word=3].mask_nibbles_28_to_31 to be 0xf.
1390Configuring rams.array.row[row=7].ram[column=3].match_bytemask[entry_in_ram_word=4].mask_bytes_0_to_13 to be 0x3fff.
1391Configuring rams.array.row[row=7].ram[column=3].match_bytemask[entry_in_ram_word=4].mask_nibbles_28_to_31 to be 0xf.
1392Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=0].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1393Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=1].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1394Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=2].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1395Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=3].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1396Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=4].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1397Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=5].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1398Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=6].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1399Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=7].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1400Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=0].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1401Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=1].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1402Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=2].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1403Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=3].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1404Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=4].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1405Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=5].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1406Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=6].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1407Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=7].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1408Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=2].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1409Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=3].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1410Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=4].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1411Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=5].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1412Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=6].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1413Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=7].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1414Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=15][bit_number=0].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x8.
1415Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=15][bit_number=1].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x8.
1416Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=15][bit_number=2].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x8.
1417Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=15][bit_number=3].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x8.
1418Configuring rams.array.row[row=7].vh_xbar[search_bus_index=0].exactmatch_row_vh_xbar_ctl.exactmatch_row_vh_xbar_select to be 0.
1419Configuring rams.array.row[row=7].vh_xbar[search_bus_index=0].exactmatch_row_vh_xbar_ctl.exactmatch_row_vh_xbar_enable to be 1.
1420Configuring rams.array.row[row=7].vh_xbar[search_bus_index=0].exactmatch_row_vh_xbar_ctl.exactmatch_row_vh_xbar_thread to be 0.
1421Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_bank_enable[sram_col=3].exactmatch_bank_enable_bank_mask to be 0x0.
1422Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_bank_enable[sram_col=3].exactmatch_bank_enable_bank_id to be 0x0.
1423Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_bank_enable[sram_col=3].exactmatch_bank_enable_inp_sel to be 1.
1424Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_row_hashadr_xbar_ctl[search_bus_index=0].enabled_3bit_muxctl_select to be 0.
1425Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_row_hashadr_xbar_ctl[search_bus_index=0].enabled_3bit_muxctl_enable to be 1.
1426Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_mem_hashadr_xbar_ctl[sram_col=3].enabled_4bit_muxctl_select to be 1.
1427Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_mem_hashadr_xbar_ctl[sram_col=3].enabled_4bit_muxctl_enable to be 1.
1428Configuring rams.match.merge.mau_action_instruction_adr_exact_shiftcount[physical_result_bus=14][entry_in_ram_word=0].mau_action_instruction_adr_exact_shiftcount to be 0.
1429Configuring rams.match.merge.mau_immediate_data_exact_shiftcount[physical_result_bus=14][entry_in_ram_word=0].mau_immediate_data_exact_shiftcount to be 0.
1430Configuring rams.match.merge.mau_stats_adr_exact_shiftcount[result_bus_number = 14][entry_in_ram_word=0].mau_stats_adr_exact_shiftcount to be 0x46.
1431Configuring rams.map_alu.row[row=7].adrmux.unitram_config[column_half=0][column_index=3].unitram_type to be 1.
1432Configuring rams.map_alu.row[row=7].adrmux.unitram_config[column_half=0][column_index=3].unitram_logical_table to be 0.
1433Configuring rams.map_alu.row[row=7].adrmux.unitram_config[column_half=0][column_index=3].unitram_ingress to be 1.
1434Configuring rams.map_alu.row[row=7].adrmux.unitram_config[column_half=0][column_index=3].unitram_enable to be 1.
1435Configuring rams.array.row[row=7].emm_ecc_error_uram_ctl[direction=0].emm_ecc_error_uram_ctl to be select of 0x3. (previous value = 0x1 OR new value = 0x2)
1436In Ram Word 0:
1437 wide entry 0 occupied ram word entry 0
1438Configuring rams.match.merge.col[col_number=3].row_action_nxtable_bus_drive[row_number=7].row_action_nxtable_bus_drive to be 1.
1439Configuring rams.match.merge.col[col_number=3].hitmap_output_map[hit_signal=14].enabled_4bit_muxctl_select to be 14 (hit signal to output on).
1440Configuring rams.match.merge.col[col_number=3].hitmap_output_map[hit_signal=14].enabled_4bit_muxctl_enable to be 1.
1441--> Hash Match Way 2
1442Packed entry for hash way 2 is
1443 [0] = (field_bit=0, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 0))
1444 [1] = (field_bit=1, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 1))
1445 [2] = (field_bit=2, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 2))
1446 [3] = (field_bit=3, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 3))
1447 [4] = (field_bit=4, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 4))
1448 [5] = (field_bit=5, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 5))
1449 [6] = (field_bit=6, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 6))
1450 [7] = (field_bit=7, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 7))
1451 [8] = (field_bit=8, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 8))
1452 [9] = (field_bit=9, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 9))
1453 [10] = (field_bit=10, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 10))
1454 [11] = (field_bit=11, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 11))
1455 [12] = (field_bit=12, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 12))
1456 [13] = (field_bit=13, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 13))
1457 [14] = (field_bit=14, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 14))
1458 [15] = (field_bit=15, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=overhead, mg=0, field_tuple=('--entry-overhead-0----immediate--', 15))
Carmelo Cascone8aa05482017-09-12 13:21:59 +0200[diff] [blame]1459 [16] = (field_bit=0, hash_match_group_bit=16, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 0))
1460 [17] = (field_bit=1, hash_match_group_bit=17, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 1))
1461 [18] = (field_bit=2, hash_match_group_bit=18, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 2))
1462 [19] = (field_bit=3, hash_match_group_bit=19, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 3))
1463 [20] = (field_bit=4, hash_match_group_bit=20, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 4))
1464 [21] = (field_bit=5, hash_match_group_bit=21, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 5))
1465 [22] = (field_bit=6, hash_match_group_bit=22, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 6))
1466 [23] = (field_bit=7, hash_match_group_bit=23, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 7))
1467 [24] = (field_bit=8, hash_match_group_bit=24, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 8))
1468 [25] = (field_bit=9, hash_match_group_bit=25, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 9))
1469 [26] = (field_bit=10, hash_match_group_bit=26, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 10))
1470 [27] = (field_bit=11, hash_match_group_bit=27, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 11))
1471 [28] = (field_bit=12, hash_match_group_bit=28, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 12))
1472 [29] = (field_bit=13, hash_match_group_bit=29, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 13))
1473 [30] = (field_bit=14, hash_match_group_bit=30, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 14))
1474 [31] = (field_bit=15, hash_match_group_bit=31, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.group_id', 15))
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1475 [32] = None
1476 [33] = None
1477 [34] = (field_bit=10, hash_match_group_bit=10, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 10))
1478 [35] = (field_bit=11, hash_match_group_bit=11, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 11))
1479 [36] = (field_bit=12, hash_match_group_bit=12, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 12))
1480 [37] = (field_bit=13, hash_match_group_bit=13, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 13))
1481 [38] = (field_bit=14, hash_match_group_bit=14, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 14))
1482 [39] = (field_bit=15, hash_match_group_bit=15, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-0--ecmp_metadata.selector', 15))
1483 [40] = None
1484 [41] = None
1485 [42] = None
1486 [43] = None
1487 [44] = None
1488 [45] = None
1489 [46] = None
1490 [47] = None
1491 [48] = None
1492 [49] = None
1493 [50] = None
1494 [51] = None
1495 [52] = None
1496 [53] = None
1497 [54] = None
1498 [55] = None
1499 [56] = None
1500 [57] = None
1501 [58] = None
1502 [59] = None
1503 [60] = None
1504 [61] = None
1505 [62] = None
1506 [63] = None
1507 [64] = None
1508 [65] = None
1509 [66] = None
1510 [67] = None
1511 [68] = None
1512 [69] = None
1513 [70] = None
1514 [71] = None
1515 [72] = None
1516 [73] = None
1517 [74] = None
1518 [75] = None
1519 [76] = None
1520 [77] = None
1521 [78] = None
1522 [79] = None
1523 [80] = None
1524 [81] = None
1525 [82] = None
1526 [83] = None
1527 [84] = None
1528 [85] = None
1529 [86] = None
1530 [87] = None
1531 [88] = None
1532 [89] = None
1533 [90] = None
1534 [91] = None
1535 [92] = None
1536 [93] = None
1537 [94] = None
1538 [95] = None
1539 [96] = None
1540 [97] = None
1541 [98] = None
1542 [99] = None
1543 [100] = None
1544 [101] = None
1545 [102] = None
1546 [103] = None
1547 [104] = None
1548 [105] = None
1549 [106] = None
1550 [107] = None
1551 [108] = None
1552 [109] = None
1553 [110] = None
1554 [111] = None
1555 [112] = None
1556 [113] = None
1557 [114] = None
1558 [115] = None
1559 [116] = None
1560 [117] = None
1561 [118] = None
1562 [119] = None
1563 [120] = (field_bit=0, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-overhead-0----version_valid--', 0))
1564 [121] = (field_bit=1, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-overhead-0----version_valid--', 1))
1565 [122] = (field_bit=2, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-overhead-0----version_valid--', 2))
1566 [123] = (field_bit=3, hash_match_group_bit=-1, entry_in_ram_word=0, entry_in_wide_word=0, data_type=match_data, mg=0, field_tuple=('--entry-overhead-0----version_valid--', 3))
1567 [124] = None
1568 [125] = None
1569 [126] = None
1570 [127] = None
1571
1572Configuring rams.array.row[row=7].ram[column=4].match_mask[entry_index=0].match_mask to be 0xffff.
1573Configuring rams.array.row[row=7].ram[column=4].match_mask[entry_index=1].match_mask to be 0xffffff03.
1574Configuring rams.array.row[row=7].ram[column=4].match_mask[entry_index=2].match_mask to be 0xffffffff.
1575Configuring rams.array.row[row=7].ram[column=4].match_mask[entry_index=3].match_mask to be 0xf0ffffff.
1576Configuring rams.array.row[row=7].ram[column=4].unit_ram_ctl.match_ram_write_data_mux_select to be 7.
1577Configuring rams.array.row[row=7].ram[column=4].unit_ram_ctl.match_ram_read_data_mux_select to be 7.
1578Configuring rams.array.row[row=7].ram[column=4].unit_ram_ctl.match_result_bus_select to be 1.
1579Configuring rams.array.row[row=7].ram[column=4].unit_ram_ctl.match_entry_enable to be 1.
1580Configuring rams.array.row[row=7].ram[column=4].unit_ram_ctl.match_ram_logical_table to be 0x0.
1581For entry_in_ram_word 0, should have vpn 2, with lower_two_bits of 2 and upper_vpn of 0
1582for entry_in_ram_word 0, use lsbs of 2
1583Configuring rams.array.row[row=7].ram[column=4].match_ram_vpn.match_ram_vpn0 to be 0.
1584Configuring rams.array.row[row=7].ram[column=4].match_ram_vpn.match_ram_vpn_lsbs to be 0x2.
1585version valid nibbles are : [30]
1586Configuring rams.array.row[row=7].ram[column=4].match_nibble_s0q1_enable.match_nibble_s0q1_enable to be 0xbfffffff.
1587Configuring rams.array.row[row=7].ram[column=4].match_nibble_s1q0_enable.match_nibble_s1q0_enable to be 0xffffffff.
1588Configuring rams.array.row[row=7].ram[column=4].match_bytemask[entry_in_ram_word=0].mask_bytes_0_to_13 to be 0x3fe3.
1589Configuring rams.array.row[row=7].ram[column=4].match_bytemask[entry_in_ram_word=0].mask_nibbles_28_to_31 to be 0xb.
1590Configuring rams.array.row[row=7].ram[column=4].match_bytemask[entry_in_ram_word=1].mask_bytes_0_to_13 to be 0x3fff.
1591Configuring rams.array.row[row=7].ram[column=4].match_bytemask[entry_in_ram_word=1].mask_nibbles_28_to_31 to be 0xf.
1592Configuring rams.array.row[row=7].ram[column=4].match_bytemask[entry_in_ram_word=2].mask_bytes_0_to_13 to be 0x3fff.
1593Configuring rams.array.row[row=7].ram[column=4].match_bytemask[entry_in_ram_word=2].mask_nibbles_28_to_31 to be 0xf.
1594Configuring rams.array.row[row=7].ram[column=4].match_bytemask[entry_in_ram_word=3].mask_bytes_0_to_13 to be 0x3fff.
1595Configuring rams.array.row[row=7].ram[column=4].match_bytemask[entry_in_ram_word=3].mask_nibbles_28_to_31 to be 0xf.
1596Configuring rams.array.row[row=7].ram[column=4].match_bytemask[entry_in_ram_word=4].mask_bytes_0_to_13 to be 0x3fff.
1597Configuring rams.array.row[row=7].ram[column=4].match_bytemask[entry_in_ram_word=4].mask_nibbles_28_to_31 to be 0xf.
1598Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=0].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1599Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=1].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1600Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=2].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1601Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=3].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1602Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=4].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1603Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=5].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1604Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=6].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1605Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=2][bit_number=7].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x12.
1606Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=0].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1607Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=1].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1608Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=2].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1609Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=3].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1610Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=4].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1611Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=5].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1612Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=6].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1613Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=3][bit_number=7].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x13.
1614Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=2].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1615Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=3].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1616Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=4].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1617Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=5].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1618Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=6].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1619Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=4][bit_number=7].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x11.
1620Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=15][bit_number=0].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x8.
1621Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=15][bit_number=1].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x8.
1622Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=15][bit_number=2].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x8.
1623Configuring rams.array.row[row=7].exactmatch_row_vh_xbar_byteswizzle_ctl[search_bus_index=0][ram_byte=15][bit_number=3].exactmatch_row_vh_xbar_byteswizzle_ctl to be 0x8.
1624Configuring rams.array.row[row=7].vh_xbar[search_bus_index=0].exactmatch_row_vh_xbar_ctl.exactmatch_row_vh_xbar_select to be 0.
1625Configuring rams.array.row[row=7].vh_xbar[search_bus_index=0].exactmatch_row_vh_xbar_ctl.exactmatch_row_vh_xbar_enable to be 1.
1626Configuring rams.array.row[row=7].vh_xbar[search_bus_index=0].exactmatch_row_vh_xbar_ctl.exactmatch_row_vh_xbar_thread to be 0.
1627Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_bank_enable[sram_col=4].exactmatch_bank_enable_bank_mask to be 0x0.
1628Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_bank_enable[sram_col=4].exactmatch_bank_enable_bank_id to be 0x0.
1629Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_bank_enable[sram_col=4].exactmatch_bank_enable_inp_sel to be 1.
1630Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_row_hashadr_xbar_ctl[search_bus_index=0].enabled_3bit_muxctl_select to be 0.
1631Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_row_hashadr_xbar_ctl[search_bus_index=0].enabled_3bit_muxctl_enable to be 1.
1632Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_mem_hashadr_xbar_ctl[sram_col=4].enabled_4bit_muxctl_select to be 2.
1633Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_mem_hashadr_xbar_ctl[sram_col=4].enabled_4bit_muxctl_enable to be 1.
1634Configuring rams.match.merge.mau_action_instruction_adr_exact_shiftcount[physical_result_bus=14][entry_in_ram_word=0].mau_action_instruction_adr_exact_shiftcount to be 0.
1635Configuring rams.match.merge.mau_immediate_data_exact_shiftcount[physical_result_bus=14][entry_in_ram_word=0].mau_immediate_data_exact_shiftcount to be 0.
1636Configuring rams.match.merge.mau_stats_adr_exact_shiftcount[result_bus_number = 14][entry_in_ram_word=0].mau_stats_adr_exact_shiftcount to be 0x46.
1637Configuring rams.map_alu.row[row=7].adrmux.unitram_config[column_half=0][column_index=4].unitram_type to be 1.
1638Configuring rams.map_alu.row[row=7].adrmux.unitram_config[column_half=0][column_index=4].unitram_logical_table to be 0.
1639Configuring rams.map_alu.row[row=7].adrmux.unitram_config[column_half=0][column_index=4].unitram_ingress to be 1.
1640Configuring rams.map_alu.row[row=7].adrmux.unitram_config[column_half=0][column_index=4].unitram_enable to be 1.
1641Configuring rams.array.row[row=7].emm_ecc_error_uram_ctl[direction=0].emm_ecc_error_uram_ctl to be select of 0x7. (previous value = 0x3 OR new value = 0x4)
1642In Ram Word 0:
1643 wide entry 0 occupied ram word entry 0
1644Configuring rams.match.merge.col[col_number=4].row_action_nxtable_bus_drive[row_number=7].row_action_nxtable_bus_drive to be 1.
1645Configuring rams.match.merge.col[col_number=4].hitmap_output_map[hit_signal=14].enabled_4bit_muxctl_select to be 14 (hit signal to output on).
1646Configuring rams.match.merge.col[col_number=4].hitmap_output_map[hit_signal=14].enabled_4bit_muxctl_enable to be 1.
1647
1648+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]1649| Working on table ecmp_group_table_counter in stage 1 ---
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1650+------------------------------------------------------------------------
1651Configuring rams.array.switchbox.row[row=6].ctl.r_stats_alu_o_mux_select.r_stats_alu_o_sel_stats_rd_r_i to be 1.
1652Configuring rams.array.row[row=6].ram[col=6].unit_ram_ctl.match_ram_write_data_mux_select to be select of 0.
1653Configuring rams.array.row[row=6].ram[col=6].unit_ram_ctl.match_ram_read_data_mux_select to be select of 0.
1654Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=0].unitram_type to be 3.
1655Note that unitram_vpn does not need to be programmed for synthetic two port rams.
1656Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=0].unitram_logical_table to be 0.
1657Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=0].unitram_ingress to be 1.
1658Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=0].unitram_enable to be 1.
1659Configuring rams.array.switchbox.row[row=6].ctl.r_stats_alu_o_mux_select.r_stats_alu_o_sel_stats_rd_r_i to be 1.
1660Configuring rams.array.row[row=6].ram[col=7].unit_ram_ctl.match_ram_write_data_mux_select to be select of 0.
1661Configuring rams.array.row[row=6].ram[col=7].unit_ram_ctl.match_ram_read_data_mux_select to be select of 0.
1662Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=1].unitram_type to be 3.
1663Note that unitram_vpn does not need to be programmed for synthetic two port rams.
1664Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=1].unitram_logical_table to be 0.
1665Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=1].unitram_ingress to be 1.
1666Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=1].unitram_enable to be 1.
1667Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].ram_unitram_adr_mux_select to be 5.
1668Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].ram_stats_meter_adr_mux_select_meter to be 1.
1669Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].ram_ofo_stats_mux_select_statsmeter to be 1.
1670Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].synth2port_radr_mux_select_home_row to be 1.
1671Configuring rams.map_alu.row[row=6].i2portctl.synth2port_hbus_members[bus_index=0][array_half_index=1].synth2port_hbus_members to be 0x1. (previous value = 0x0 OR new value = 0x1)
1672Configuring rams.map_alu.row[row=6].i2portctl.synth2port_ctl.synth2port_enable to be 1.
1673Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].ram_unitram_adr_mux_select to be 5.
1674Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].ram_stats_meter_adr_mux_select_meter to be 1.
1675Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].ram_ofo_stats_mux_select_statsmeter to be 1.
1676Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].synth2port_radr_mux_select_home_row to be 1.
1677Configuring rams.map_alu.row[row=6].i2portctl.synth2port_hbus_members[bus_index=0][array_half_index=1].synth2port_hbus_members to be 0x3. (previous value = 0x1 OR new value = 0x2)
1678Configuring rams.map_alu.row[row=6].i2portctl.synth2port_ctl.synth2port_enable to be 1.
1679Stat table ecmp_group_table_counter is used by match table ecmp_group_table.
1680Configuring rams.match.adrdist.adr_dist_stats_adr_icxbar_ctl[match_logical_table_id=0].adr_dist_stats_adr_icxbar_ctl to be 0x8. (previous value = 0x0 OR new value =0x8)
1681Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_type to be 1.
1682Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_logical_table to be 0.
1683Note that map ram vpn does not need to be configured for synthetic two port map rams.
1684Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_ecc_generate to be 1.
1685Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_ecc_check to be 1.
1686Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_ingress to be 1.
1687Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_enable to be 1.
1688Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_wadr_mux_select to be 1.
1689Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_wadr_mux_enable to be 1.
1690Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_radr_mux_select_smoflo to be 1.
1691Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_type to be 1.
1692Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_logical_table to be 0.
1693Note that map ram vpn does not need to be configured for synthetic two port map rams.
1694Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_ecc_generate to be 1.
1695Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_ecc_check to be 1.
1696Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_ingress to be 1.
1697Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_enable to be 1.
1698Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=1].map_ram_wadr_mux_select to be 1.
1699Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=1].map_ram_wadr_mux_enable to be 1.
1700Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=1].map_ram_radr_mux_select_smoflo to be 1.
1701For counter width 32 and N = 4096
1702 number iterations = 32
1703 b_cur = 379488672.0
1704 eqn(b_cur) = 4294964039.26
1705 max_counter_value = 4294967295
1706Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.lrt_threshold[threshold_index=0].lrt_threshold to be 0x169e89a.
1707Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.lrt_update_interval[threshold_index=0].lrt_update_interval to be 0xfffffff.
1708Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.lrt_threshold[threshold_index=1].lrt_threshold to be 0x169e89a.
1709Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.lrt_update_interval[threshold_index=1].lrt_update_interval to be 0xfffffff.
1710Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.lrt_threshold[threshold_index=2].lrt_threshold to be 0x169e89a.
1711Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.lrt_update_interval[threshold_index=2].lrt_update_interval to be 0xfffffff.
1712Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.statistics_ctl.stats_entries_per_word to be 4.
1713Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.statistics_ctl.stats_process_packets to be 1.
1714Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.statistics_ctl.lrt_enable to be 1.
1715TODO: Temporarily configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.statistics_ctl.stats_alu_error_enable to be 0.
1716Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=3].mau_cfg_stats_alu_lt to be 0x0.
1717Configuring cfg_regs.stats_dump_ctl[logical_table=0].stats_dump_entries_per_word be 0x4.
1718Configuring cfg_regs.stats_dump_ctl[logical_table=0].stats_dump_has_packets be 0x1.
1719Configuring cfg_regs.stats_dump_ctl[logical_table=0].stats_dump_offset be 0x0.
1720Configuring cfg_regs.stats_dump_ctl[logical_table=0].stats_dump_size be 0x0.
1721Configuring rams.match.adrdist.stats_lrt_fsm_sweep_size[stats_group_index=3].stats_lrt_fsm_sweep_size to be 0x0.
1722Configuring rams.match.adrdist.stats_lrt_fsm_sweep_offset[stats_group_index=3].stats_lrt_fsm_sweep_offset to be 0x0.
1723Configuring rams.match.adrdist.stats_lrt_sweep_adr[stats_group_index=3].stats_lrt_sweep_adr to be 0x0.
1724Configuring rams.map_alu.row[row=6].i2portctl.synth2port_vpn_ctl.synth2port_vpn_base to be 0x0.
1725Configuring rams.map_alu.row[row=6].i2portctl.synth2port_vpn_ctl.synth2port_vpn_limit to be 0x0.
1726Configuring rams.match.adrdist.packet_action_at_headertime[type_index=0][alu_index=3].packet_action_at_headertime be 1.
1727Configuring rams.match.adrdist.movereg_stats_ctl[stat_alu_index=3].movereg_stats_ctl_size be 3.
1728Configuring rams.match.adrdist.movereg_stats_ctl[stat_alu_index=3].movereg_stats_ctl_direct be 1.
1729Configuring rams.match.adrdist.movereg_ad_direct[movereg_index=0].movereg_ad_direct be 0x1. (previous value = 0x0 OR new value = 0x1)
1730Configuring rams.match.adrdist.movereg_stats_ctl[stat_alu_index=3].movereg_stats_ctl_lt be 0x0.
1731Configuring rams.match.adrdist.movereg_ad_stats_alu_to_logical_xbar_ctl[logical_index=0].movereg_ad_stats_alu_to_logical_xbar_ctl be 0x7. ( previous value = 0x0 OR new value = 0x7)
1732Configuring rams.match.adrdist.mau_ad_stats_virt_lt[meter_alu_index=3].mau_ad_stats_virt_lt be 0x1.
1733+------------------------------------------------------------------------
1734Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay0 to be 19.
1735Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay1 to be 9.
1736Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_enable to be 3.
1737Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay0 to be 0.
1738Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay1 to be 0.
1739Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_enable to be 0.
1740Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=0].adr_dist_pipe_delay to be 0.
1741Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=1].adr_dist_pipe_delay to be 0.
1742Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=0].adr_dist_pipe_delay to be 0.
1743Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=1].adr_dist_pipe_delay to be 0.
1744Configuring rams.match.merge.exact_match_logical_result_delay.exact_match_logical_result_delay to be 0x0.
1745Configuring rams.match.merge.exact_match_logical_result_en.exact_match_logical_result_en to be 0x1.
1746Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=0].exact_match_phys_result_delay to be 0x0.
1747Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=1].exact_match_phys_result_delay to be 0x0.
1748Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=0].exact_match_phys_result_en to be 0x0.
1749Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=1].exact_match_phys_result_en to be 0x40.
1750Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=0].exact_match_phys_result_thread to be 0x0.
1751Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=1].exact_match_phys_result_thread to be 0x0.
1752Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_internal_delay_fifo to be 14.
1753Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_output_delay_fifo to be 19.
1754Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_delay_fifo_en to be 1.
1755Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_internal_delay_fifo to be 14.
1756Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_output_delay_fifo to be 0.
1757Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_delay_fifo_en to be 1.
1758Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_ingress to be 0x0.
1759Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_egress to be 0x0.
1760Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_ingress to be 0x0.
1761Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_egress to be 0x0.
1762--------------------------------------------
1763Configuration for unused statistics ALUs.
1764Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=0].mau_cfg_stats_alu_lt to be 0xf.
1765Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=1].mau_cfg_stats_alu_lt to be 0xf.
1766Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=2].mau_cfg_stats_alu_lt to be 0xf.
1767+------------------------------------------------------------------------
1768Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=0].phv_ingress_thread to be 0x3f.
1769Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=0].phv_ingress_thread_alu to be 0x3f.
1770Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=0].phv_ingress_thread_imem to be 0x3f.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]1771Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=4].phv_ingress_thread to be 0x3f.
1772Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=4].phv_ingress_thread_alu to be 0x3f.
1773Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=4].phv_ingress_thread_imem to be 0x3f.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1774Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=8].phv_ingress_thread to be 0xff.
1775Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=8].phv_ingress_thread_alu to be 0xff.
1776Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=8].phv_ingress_thread_imem to be 0xff.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]1777Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=9].phv_ingress_thread to be 0x1.
1778Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=9].phv_ingress_thread_alu to be 0x1.
1779Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=9].phv_ingress_thread_imem to be 0x1.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]1780Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=6].phv_egress_thread to be 0x3.
1781Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=6].phv_egress_thread_alu to be 0x3.
1782Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=6].phv_egress_thread_imem to be 0x3.
1783Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=10].phv_egress_thread to be 0x1.
1784Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=10].phv_egress_thread_alu to be 0x1.
1785Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=10].phv_egress_thread_imem to be 0x1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1786Configuring rams.match.merge.tcam_match_error_ctl[dir=0].tcam_match_error_ctl_o_err_en to be 1.
1787Configuring rams.match.merge.tind_ecc_error_ctl[dir=0].tind_ecc_error_ctl_o_err_en to be 1.
1788Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_o_err_en to be 1.
1789Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_o_err_en to be 1.
1790Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_delay to be 0.
1791Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_delay to be 0.
1792Configuring rams.match.merge.tcam_match_error_ctl[dir=1].tcam_match_error_ctl_o_err_en to be 1.
1793Configuring rams.match.merge.tind_ecc_error_ctl[dir=1].tind_ecc_error_ctl_o_err_en to be 1.
1794Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_o_err_en to be 1.
1795Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_o_err_en to be 1.
1796Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_delay to be 0.
1797Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_delay to be 0.
1798+------------------------------------------------------------------------
1799Configuring dp.action_output_delay[direction_index=0].action_output_delay to be 17.
1800Configuring dp.pipelength_added_stages[direction_index=0].pipelength_added_stages to be 0.
1801Configuring dp.cur_stage_dependency_on_prev[direction_index=0].cur_stage_dependency_on_prev to be 0.
1802Configuring dp.next_stage_dependency_on_cur[direction_index=0].next_stage_dependency_on_cur to be 0.
1803Configuring dp.action_output_delay[direction_index=1].action_output_delay to be 17.
1804Configuring dp.pipelength_added_stages[direction_index=1].pipelength_added_stages to be 0.
1805Configuring dp.cur_stage_dependency_on_prev[direction_index=1].cur_stage_dependency_on_prev to be 2.
1806Configuring dp.next_stage_dependency_on_cur[direction_index=1].next_stage_dependency_on_cur to be 2.
1807Configuring dp.match_ie_input_mux_sel.match_ie_input_mux_sel to be 1.
1808Configuring dp.stage_concurrent_with_prev.stage_concurrent_with_prev to be 2.
1809Configuring dp.phv_fifo_enable.phv_fifo_ingress_action_output_enable to be 1.
1810Configuring dp.phv_fifo_enable.phv_fifo_ingress_final_output_enable to be 0.
1811Configuring dp.phv_fifo_enable.phv_fifo_egress_action_output_enable to be 1.
1812Configuring dp.phv_fifo_enable.phv_fifo_egress_final_output_enable to be 0.
1813
1814+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]1815| MAU Stage 2
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1816+------------------------------------------------------------------------
1817
1818+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]1819| Working on table _condition_2 in stage 2 ---
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1820+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]1821--> Stage Gateway Table for condition _condition_2 in stage 2
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1822Configuring rams.match.merge.predication_ctl[direction_index=0].table_thread to be 0x1 (previous_value=0x0 OR new_value=0x1).
1823Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=0].adr_dist_table_thread to be 0x1 (previous_value=0x0 OR new_value=0x1).
1824Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=1].adr_dist_table_thread to be 0x1 (previous_value=0x0 OR new_value=0x1).
1825Configuring rams.match.merge.logical_table_thread[copy_index=0].logical_table_thread_ingress to be 0x1 (previous_value=0x0 OR new_value=0x1).
1826Configuring rams.match.merge.logical_table_thread[copy_index=1].logical_table_thread_ingress to be 0x1 (previous_value=0x0 OR new_value=0x1).
1827Configuring rams.match.merge.logical_table_thread[copy_index=2].logical_table_thread_ingress to be 0x1 (previous_value=0x0 OR new_value=0x1).
1828Configuring dp.mau_match_input_xbar_exact_match_enable[direction_index=0].mau_match_input_xbar_exact_match_enable to be 0x1. (old value = 0x0 OR new value = 0x1)
1829Configuring dp.xbar_hash.xbar.mau_match_input_xbar_ternary_match_enable[direction_index=0].mau_match_input_xbar_ternary_match_enable to be 0x0. (old value = 0x0 OR new value = 0x0)
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]1830Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=2].match_input_xbar_816b_ctl_address to be 18.
1831Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=2].match_input_xbar_816b_ctl_enable to be 1.
1832Configuring match input crossbar byte 2 to come from 16-bit PHV container 2.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1833 That PHV byte contains {ig_intr_md_for_tm.ucast_egress_port[7:0]}.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]1834Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=3].match_input_xbar_816b_ctl_address to be 18.
1835Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=3].match_input_xbar_816b_ctl_enable to be 1.
1836Configuring match input crossbar byte 3 to come from 16-bit PHV container 2.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1837 That PHV byte contains {unused[6:0], ig_intr_md_for_tm.ucast_egress_port[8:8]}.
1838Configuring dp.match_input_xbar_din_power_ctl[14_byte_group=0][byte_position=8].match_input_xbar_din_power_ctl to be 0x4. (previous value = 0x0 OR new value = 0x4)
1839Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=0][byte_number=0].parity_group_mask to be 0x1. (previous value = 0x0 OR new value = 0x1)
1840Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=0][byte_number=1].parity_group_mask to be 0x0. (previous value = 0x0 OR new value = 0x0)
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]1841Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=40].byte1 to be 0x1.
1842Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=41].byte0 to be 0x1.
1843Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=42].byte0 to be 0x2.
1844Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=43].byte0 to be 0x4.
1845Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=44].byte0 to be 0x8.
1846Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=45].byte0 to be 0x10.
1847Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=46].byte0 to be 0x20.
1848Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=47].byte0 to be 0x40.
1849Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=1][hash_bit_index=48].byte0 to be 0x80.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1850Configuring dp.hashout_ctl.hash_group_ingress_enable to be 0x1. (previous value = 0x0 OR new value = 0x1)
1851Configuring rams.array.row[row=7].vh_xbar[search_bus_index=0].exactmatch_row_vh_xbar_ctl.exactmatch_row_vh_xbar_select to be 0.
1852Configuring rams.array.row[row=7].vh_xbar[search_bus_index=0].exactmatch_row_vh_xbar_ctl.exactmatch_row_vh_xbar_enable to be 1.
1853Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_row_hashadr_xbar_ctl[search_bus_index=0].enabled_3bit_muxctl_select to be 0.
1854Configuring rams.array.row[row=7].vh_adr_xbar.exactmatch_row_hashadr_xbar_ctl[search_bus_index=0].enabled_3bit_muxctl_enable to be 1.
1855Configuring rams.array.row[7].gateway_table[1].gateway_table_ctl.gateway_table_input_data0_select to be 0x1
1856Configuring rams.array.row[7].gateway_table[1].gateway_table_ctl.gateway_table_input_data1_select to be 0x0
1857Configuring rams.array.row[7].gateway_table[1].gateway_table_ctl.gateway_table_input_hash0_select to be 0x1
1858Configuring rams.array.row[7].gateway_table[1].gateway_table_ctl.gateway_table_input_hash1_select to be 0x0
1859Configuring rams.array.row[7].gateway_table[1].gateway_table_ctl.gateway_table_logical_table to be 0x0
1860Configuring rams.array.row[7].gateway_table[1].gateway_table_ctl.gateway_table_thread to be 0x0
1861Configuring rams.array.row[7].gateway_table[1].gateway_table_matchdata_xor_en.gateway_table_matchdata_xor_en to be 0x0
1862Configuring rams.array.row[7].gateway_table[1].gateway_table_vv_entry[3].gateway_table_entry_versionvalid0 to be 0x3
1863Configuring rams.array.row[7].gateway_table[1].gateway_table_vv_entry[3].gateway_table_entry_versionvalid1 to be 0x3
1864Configuring rams.array.row[7].gateway_table[1].gateway_table_entry_matchdata[3][0] to be 0xffffffff
1865Configuring rams.array.row[7].gateway_table[1].gateway_table_entry_matchdata[3][1] to be 0xffffffff
1866Configuring rams.array.row[7].gateway_table[1].gateway_table_ctl.gateway_table_mode to be 0x2
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]1867Configuring rams.array.row[7].gateway_table[1].gateway_table_data_entry[3][0] to be 0xffff00
1868Configuring rams.array.row[7].gateway_table[1].gateway_table_data_entry[3][1] to be 0xffff00
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1869Configuring rams.match.merge.gateway_inhibit_lut[0] to be 0x8
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]1870Configuring rams.match.merge.gateway_next_table_lut[0][3] to be 0x21
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1871Configuring rams.array.row[7].gateway_table[1].gateway_table_vv_entry[2].gateway_table_entry_versionvalid0 to be 0x3
1872Configuring rams.array.row[7].gateway_table[1].gateway_table_vv_entry[2].gateway_table_entry_versionvalid1 to be 0x3
1873Configuring rams.array.row[7].gateway_table[1].gateway_table_entry_matchdata[2][0] to be 0xffffffff
1874Configuring rams.array.row[7].gateway_table[1].gateway_table_entry_matchdata[2][1] to be 0xffffffff
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]1875Configuring rams.array.row[7].gateway_table[1].gateway_table_data_entry[2][0] to be 0xff00ff
1876Configuring rams.array.row[7].gateway_table[1].gateway_table_data_entry[2][1] to be 0xff00ff
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1877Configuring rams.match.merge.gateway_inhibit_lut[0] to be 0xc (previous value 0x8 OR new value 0x4)
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]1878Configuring rams.match.merge.gateway_next_table_lut[0][2] to be 0x21
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1879Configuring rams.array.row[7].gateway_table[1].gateway_table_vv_entry[1].gateway_table_entry_versionvalid0 to be 0x3
1880Configuring rams.array.row[7].gateway_table[1].gateway_table_vv_entry[1].gateway_table_entry_versionvalid1 to be 0x3
1881Configuring rams.array.row[7].gateway_table[1].gateway_table_entry_matchdata[1][0] to be 0xffffffff
1882Configuring rams.array.row[7].gateway_table[1].gateway_table_entry_matchdata[1][1] to be 0xffffffff
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]1883Configuring rams.array.row[7].gateway_table[1].gateway_table_data_entry[1][0] to be 0x3ffff
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1884Configuring rams.array.row[7].gateway_table[1].gateway_table_data_entry[1][1] to be 0xffff
1885Configuring rams.match.merge.gateway_inhibit_lut[0] to be 0xe (previous value 0xc OR new value 0x2)
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]1886Configuring rams.match.merge.gateway_next_table_lut[0][1] to be 0x21
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1887Configuring rams.match.merge.gateway_en.gateway_en to be 0x1
1888Configuring rams.match.merge.gateway_to_logicaltable_xbar_ctl[0].enabled_4bit_muxctl_select to be 0xf
1889Configuring rams.match.merge.gateway_to_logicaltable_xbar_ctl[0].enabled_4bit_muxctl_enable to be 0x1
1890allocated_result_bus = Ram Data Bus MatchResult2R 0 left_and_right is 83 bits
1891Configuring rams.match.merge.gateway_to_pbus_xbar_ctl[1].exact_logical_select to be 0x0
1892Configuring rams.match.merge.gateway_to_pbus_xbar_ctl[1].exact_inhibit_enable to be 0x1
1893Configuring rams.match.merge.gateway_payload_exact_pbus[0].gateway_payload_exact_pbus to be 0x2
1894Configuring rams.match.merge.gateway_payload_data[0][1][0][0].gateway_payload_data to be 0x1
1895Configuring rams.match.merge.gateway_payload_data[0][1][1][0].gateway_payload_data to be 0x0
1896Configuring rams.match.merge.gateway_payload_data[0][1][0][1].gateway_payload_data to be 0x1
1897Configuring rams.match.merge.gateway_payload_data[0][1][1][1].gateway_payload_data to be 0x0
1898Configuring rams.match.merge.gateway_payload_match_adr[0][1][0].gateway_payload_match_adr to be 0x7ffff
1899Configuring rams.match.merge.gateway_payload_match_adr[0][1][1].gateway_payload_match_adr to be 0x7ffff
1900
1901+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]1902| Working on table ingress_port_count_table__action__ in stage 2 ---
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1903+------------------------------------------------------------------------
1904--> Action Data Table ingress_port_count_table__action__ with logical_table_id 0 that is reference type is 'direct'
1905
1906+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]1907| Working on table ingress_port_count_table in stage 2 ---
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1908+------------------------------------------------------------------------
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]1909--> Hash Action Table ingress_port_count_table with logical_table_id 0
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1910allocated_result_bus = Ram Data Bus MatchResult2R 0 left_and_right is 83 bits
1911Configuring rams.match.merge.predication_ctl[direction_index=0].table_thread to be 0x1 (previous_value=0x1 OR new_value=0x1).
1912Configuring rams.match.merge.logical_table_thread[copy_index=0].logical_table_thread_ingress to be 0x1 (previous_value=0x1 OR new_value=0x1).
1913Configuring rams.match.merge.logical_table_thread[copy_index=1].logical_table_thread_ingress to be 0x1 (previous_value=0x1 OR new_value=0x1).
1914Configuring rams.match.merge.logical_table_thread[copy_index=2].logical_table_thread_ingress to be 0x1 (previous_value=0x1 OR new_value=0x1).
1915Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=0].adr_dist_table_thread to be 0x1 (previous_value=0x1 OR new_value=0x1).
1916Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=1].adr_dist_table_thread to be 0x1 (previous_value=0x1 OR new_value=0x1).
1917Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=0][result_bus_number=1].enabled_4bit_muxctl_select to be 0 (logical table id).
1918Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=0][result_bus_number=1].enabled_4bit_muxctl_enable to be 1.
1919Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=2][result_bus_number=1].enabled_4bit_muxctl_select to be 0 (logical table id).
1920Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=2][result_bus_number=1].enabled_4bit_muxctl_enable to be 1.
1921Configuring rams.match.merge.mau_action_instruction_adr_default[table_type_index=0][physical_result_bus=1].mau_action_instruction_adr_default to be 0x0.
1922Configuring rams.match.merge.mau_action_instruction_adr_mask[table_type_index=0][physical_result_bus=1].mau_action_instruction_adr_mask to be 0x1.
1923Configuring rams.match.merge.next_table_format_data[logical_table_id=0].match_next_table_adr_miss_value to be 0xff.
1924Configuring rams.match.merge.mau_stats_adr_default[table_type_index=0][result_bus_number=1].mau_stats_adr_default to be 0x0.
1925Configuring rams.match.merge.mau_stats_adr_per_entry_en_mux_ctl[table_type_index=0][result_bus_number=1].mau_stats_adr_per_entry_en_mux_ctl to be 0x7.
1926Configuring rams.match.merge.mau_action_instruction_adr_map_en[table_type_index=0].mau_action_instruction_adr_map_en to be 0x1 (previous_value=0x0 OR new_value=0x1).
1927Configuring rams.match.merge.mau_action_instruction_adr_map_data[table_type_index=0][logical_table=0][entry_index=0].mau_action_instruction_adr_map_data to be 0x2000.
1928Configuring rams.match.merge.mau_action_instruction_adr_map_data[table_type_index=0][logical_table=0][entry_index=1].mau_action_instruction_adr_map_data to be 0x0.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]1929
1930---- Hash Distribution Units for table ingress_port_count_table ----
1931Configuring dp.mau_match_input_xbar_exact_match_enable[direction_index=0].mau_match_input_xbar_exact_match_enable to be 0x1. (old value = 0x1 OR new value = 0x1)
1932Configuring dp.xbar_hash.xbar.mau_match_input_xbar_ternary_match_enable[direction_index=0].mau_match_input_xbar_ternary_match_enable to be 0x0. (old value = 0x0 OR new value = 0x0)
1933Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=0].match_input_xbar_816b_ctl_address to be 16.
1934Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=0].match_input_xbar_816b_ctl_enable to be 1.
1935Configuring match input crossbar byte 0 to come from 16-bit PHV container 0.
1936 That PHV byte contains {ig_intr_md.ingress_port[7:0]}.
1937Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=1].match_input_xbar_816b_ctl_address to be 16.
1938Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=1].match_input_xbar_816b_ctl_enable to be 1.
1939Configuring match input crossbar byte 1 to come from 16-bit PHV container 0.
1940 That PHV byte contains {unused[6:0], ig_intr_md.ingress_port[8:8]}.
1941Configuring dp.match_input_xbar_din_power_ctl[14_byte_group=0][byte_position=8].match_input_xbar_din_power_ctl to be 0x5. (previous value = 0x4 OR new value = 0x1)
1942Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=0][byte_number=0].parity_group_mask to be 0x1. (previous value = 0x1 OR new value = 0x1)
1943Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=0][byte_number=1].parity_group_mask to be 0x0. (previous value = 0x0 OR new value = 0x0)
1944Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=0].byte0 to be 0x1.
1945Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=1].byte0 to be 0x2.
1946Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=2].byte0 to be 0x4.
1947Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=3].byte0 to be 0x8.
1948Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=4].byte0 to be 0x10.
1949Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=5].byte0 to be 0x20.
1950Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=6].byte0 to be 0x40.
1951Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=7].byte0 to be 0x80.
1952Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=0][hash_bit_index=8].byte1 to be 0x1.
1953Configuring dp.hashout_ctl.hash_group_ingress_enable to be 0x1. (previous value = 0x1 OR new value = 0x1)
1954Configuring rams.match.merge.mau_hash_group_config.hash_group_enable to be 1. (old value = 0 OR new value = 1).
1955Configuring rams.match.merge.mau_hash_group_config.hash_group_sel to be 8. (old value = 0 OR new value = 8).
1956Configuring rams.match.merge.mau_hash_group_config.hash_group_ctl to be 1. (old value = 0 OR new value = 1).
Carmelo Cascone133c7b12017-09-13 15:36:08 +0200[diff] [blame]1957Configuring rams.match.merge.mau_hash_group_shiftcount.mau_hash_group_shiftcount to be 0x2. (old value = 0x0 OR new value = 0x2).
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]1958Configuring rams.match.merge.mau_hash_group_mask[which_16=0].mau_hash_group_mask to be 0x3ff. (previous value = 0x0 OR new value = 0x3ff)
1959Configuring rams.match.merge.mau_hash_group_xbar_ctl[output_type_index=3][control_group_index=0].mau_hash_group_xbar_ctl to be 0x8 (old value = 0x0 OR new value = 0x8).
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1960Configuring rams.match.merge.mau_payload_shifter_enable[table_type=0][result_bus=1].stats_adr_payload_shifter_en to be 1.
1961Configuring rams.match.merge.mau_payload_shifter_enable[table_type=0][result_bus=1].action_instruction_adr_payload_shifter_en to be 1.
1962
1963+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]1964| Working on table egress_port_count_table__action__ in stage 2 ---
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1965+------------------------------------------------------------------------
1966--> Action Data Table egress_port_count_table__action__ with logical_table_id 1 that is reference type is 'direct'
1967
1968+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]1969| Working on table egress_port_count_table in stage 2 ---
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1970+------------------------------------------------------------------------
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]1971--> Hash Action Table egress_port_count_table with logical_table_id 1
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]1972allocated_result_bus = Ram Data Bus MatchResult1R 0 left_and_right is 83 bits
1973Configuring rams.match.merge.predication_ctl[direction_index=0].table_thread to be 0x3 (previous_value=0x1 OR new_value=0x2).
1974Configuring rams.match.merge.logical_table_thread[copy_index=0].logical_table_thread_ingress to be 0x3 (previous_value=0x1 OR new_value=0x2).
1975Configuring rams.match.merge.logical_table_thread[copy_index=1].logical_table_thread_ingress to be 0x3 (previous_value=0x1 OR new_value=0x2).
1976Configuring rams.match.merge.logical_table_thread[copy_index=2].logical_table_thread_ingress to be 0x3 (previous_value=0x1 OR new_value=0x2).
1977Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=0].adr_dist_table_thread to be 0x3 (previous_value=0x1 OR new_value=0x2).
1978Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=1].adr_dist_table_thread to be 0x3 (previous_value=0x1 OR new_value=0x2).
1979Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=0][result_bus_number=0].enabled_4bit_muxctl_select to be 1 (logical table id).
1980Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=0][result_bus_number=0].enabled_4bit_muxctl_enable to be 1.
1981Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=2][result_bus_number=0].enabled_4bit_muxctl_select to be 1 (logical table id).
1982Configuring rams.match.merge.match_to_logical_table_ixbar_outputmap[match_index=2][result_bus_number=0].enabled_4bit_muxctl_enable to be 1.
1983Configuring rams.match.merge.mau_action_instruction_adr_default[table_type_index=0][physical_result_bus=0].mau_action_instruction_adr_default to be 0x40.
1984Configuring rams.match.merge.mau_action_instruction_adr_mask[table_type_index=0][physical_result_bus=0].mau_action_instruction_adr_mask to be 0x0.
1985Configuring rams.match.merge.next_table_format_data[logical_table_id=1].match_next_table_adr_miss_value to be 0xff.
1986Configuring rams.match.merge.next_table_format_data[logical_table_id=1].match_next_table_adr_default to be 0xff.
1987Configuring rams.match.merge.mau_stats_adr_default[table_type_index=0][result_bus_number=0].mau_stats_adr_default to be 0x80000.
1988Configuring rams.match.merge.mau_action_instruction_adr_map_en[table_type_index=0].mau_action_instruction_adr_map_en to be 0x3 (previous_value=0x1 OR new_value=0x2).
1989Configuring rams.match.merge.mau_action_instruction_adr_map_data[table_type_index=0][logical_table=1][entry_index=0].mau_action_instruction_adr_map_data to be 0x40.
1990Configuring rams.match.merge.mau_action_instruction_adr_map_data[table_type_index=0][logical_table=1][entry_index=1].mau_action_instruction_adr_map_data to be 0x0.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]1991
1992---- Hash Distribution Units for table egress_port_count_table ----
1993Configuring dp.mau_match_input_xbar_exact_match_enable[direction_index=0].mau_match_input_xbar_exact_match_enable to be 0x3. (old value = 0x1 OR new value = 0x2)
1994Configuring dp.xbar_hash.xbar.mau_match_input_xbar_ternary_match_enable[direction_index=0].mau_match_input_xbar_ternary_match_enable to be 0x0. (old value = 0x0 OR new value = 0x0)
1995Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=8].match_input_xbar_816b_ctl_address to be 18.
1996Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=8].match_input_xbar_816b_ctl_enable to be 1.
1997Configuring match input crossbar byte 8 to come from 16-bit PHV container 2.
1998 That PHV byte contains {ig_intr_md_for_tm.ucast_egress_port[7:0]}.
1999Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=9].match_input_xbar_816b_ctl_address to be 18.
2000Configuring dp.xbar_hash.xbar.match_input_xbar_816b_ctl[word_group=0][output_byte=9].match_input_xbar_816b_ctl_enable to be 1.
2001Configuring match input crossbar byte 9 to come from 16-bit PHV container 2.
2002 That PHV byte contains {unused[6:0], ig_intr_md_for_tm.ucast_egress_port[8:8]}.
2003Configuring dp.match_input_xbar_din_power_ctl[14_byte_group=0][byte_position=8].match_input_xbar_din_power_ctl to be 0x5. (previous value = 0x5 OR new value = 0x4)
2004Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=1][byte_number=0].parity_group_mask to be 0x2. (previous value = 0x0 OR new value = 0x2)
2005Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=1][byte_number=1].parity_group_mask to be 0x0. (previous value = 0x0 OR new value = 0x0)
2006Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=4][hash_bit_index=0].byte0 to be 0x1.
2007Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=4][hash_bit_index=1].byte0 to be 0x2.
2008Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=4][hash_bit_index=2].byte0 to be 0x4.
2009Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=4][hash_bit_index=3].byte0 to be 0x8.
2010Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=4][hash_bit_index=4].byte0 to be 0x10.
2011Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=4][hash_bit_index=5].byte0 to be 0x20.
2012Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=4][hash_bit_index=6].byte0 to be 0x40.
2013Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=4][hash_bit_index=7].byte0 to be 0x80.
2014Configuring dp.xbar_hash.hash.galois_field_matrix[byte_pair_index=4][hash_bit_index=8].byte1 to be 0x1.
2015Configuring dp.hashout_ctl.hash_group_ingress_enable to be 0x3. (previous value = 0x1 OR new value = 0x2)
2016Configuring rams.match.merge.mau_hash_group_config.hash_group_enable to be 9. (old value = 1 OR new value = 8).
2017Configuring rams.match.merge.mau_hash_group_config.hash_group_sel to be 152. (old value = 8 OR new value = 144).
2018Configuring rams.match.merge.mau_hash_group_config.hash_group_ctl to be 65. (old value = 1 OR new value = 64).
Carmelo Cascone133c7b12017-09-13 15:36:08 +0200[diff] [blame]2019Configuring rams.match.merge.mau_hash_group_shiftcount.mau_hash_group_shiftcount to be 0x402. (old value = 0x2 OR new value = 0x400).
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2020Configuring rams.match.merge.mau_hash_group_mask[which_16=3].mau_hash_group_mask to be 0x3ff. (previous value = 0x0 OR new value = 0x3ff)
2021Configuring rams.match.merge.mau_hash_group_xbar_ctl[output_type_index=3][control_group_index=0].mau_hash_group_xbar_ctl to be 0xb8 (old value = 0x8 OR new value = 0xb0).
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]2022--> Stage Gateway Table for condition egress_port_count_table_always_true_condition in stage 2
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2023Configuring rams.match.merge.predication_ctl[direction_index=0].table_thread to be 0x3 (previous_value=0x3 OR new_value=0x2).
2024Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=0].adr_dist_table_thread to be 0x3 (previous_value=0x3 OR new_value=0x2).
2025Configuring rams.match.adrdist.adr_dist_table_thread[direction_index=0][copy_index=1].adr_dist_table_thread to be 0x3 (previous_value=0x3 OR new_value=0x2).
2026Configuring rams.match.merge.logical_table_thread[copy_index=0].logical_table_thread_ingress to be 0x3 (previous_value=0x3 OR new_value=0x2).
2027Configuring rams.match.merge.logical_table_thread[copy_index=1].logical_table_thread_ingress to be 0x3 (previous_value=0x3 OR new_value=0x2).
2028Configuring rams.match.merge.logical_table_thread[copy_index=2].logical_table_thread_ingress to be 0x3 (previous_value=0x3 OR new_value=0x2).
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2029Configuring dp.mau_match_input_xbar_exact_match_enable[direction_index=0].mau_match_input_xbar_exact_match_enable to be 0x3. (old value = 0x3 OR new value = 0x0)
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2030Configuring dp.xbar_hash.xbar.mau_match_input_xbar_ternary_match_enable[direction_index=0].mau_match_input_xbar_ternary_match_enable to be 0x0. (old value = 0x0 OR new value = 0x0)
2031Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=0][byte_number=0].parity_group_mask to be 0x1. (previous value = 0x1 OR new value = 0x0)
2032Configuring dp.xbar_hash.hash.parity_group_mask[parity_group_mask_index=0][byte_number=1].parity_group_mask to be 0x0. (previous value = 0x0 OR new value = 0x0)
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2033Configuring dp.hashout_ctl.hash_group_ingress_enable to be 0x3. (previous value = 0x3 OR new value = 0x1)
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2034Configuring rams.array.row[7].gateway_table[0].gateway_table_ctl.gateway_table_input_data0_select to be 0x1
2035Configuring rams.array.row[7].gateway_table[0].gateway_table_ctl.gateway_table_input_data1_select to be 0x0
2036Configuring rams.array.row[7].gateway_table[0].gateway_table_ctl.gateway_table_input_hash0_select to be 0x1
2037Configuring rams.array.row[7].gateway_table[0].gateway_table_ctl.gateway_table_input_hash1_select to be 0x0
2038Configuring rams.array.row[7].gateway_table[0].gateway_table_ctl.gateway_table_logical_table to be 0x1
2039Configuring rams.array.row[7].gateway_table[0].gateway_table_ctl.gateway_table_thread to be 0x0
2040Configuring rams.array.row[7].gateway_table[0].gateway_table_matchdata_xor_en.gateway_table_matchdata_xor_en to be 0x0
2041Configuring rams.array.row[7].gateway_table[0].gateway_table_vv_entry[3].gateway_table_entry_versionvalid0 to be 0x3
2042Configuring rams.array.row[7].gateway_table[0].gateway_table_vv_entry[3].gateway_table_entry_versionvalid1 to be 0x3
2043Configuring rams.array.row[7].gateway_table[0].gateway_table_entry_matchdata[3][0] to be 0xffffffff
2044Configuring rams.array.row[7].gateway_table[0].gateway_table_entry_matchdata[3][1] to be 0xffffffff
2045Configuring rams.array.row[7].gateway_table[0].gateway_table_data_entry[3][0] to be 0xffffff
2046Configuring rams.array.row[7].gateway_table[0].gateway_table_data_entry[3][1] to be 0xffffff
2047Configuring rams.match.merge.gateway_inhibit_lut[1] to be 0x8
2048Configuring rams.match.merge.gateway_next_table_lut[1][3] to be 0xff
2049Configuring rams.match.merge.gateway_inhibit_lut[1] to be 0x18 (previous value 0x8 OR new value 0x10)
2050Configuring rams.match.merge.gateway_next_table_lut[1][4] to be 0xff
2051Configuring rams.match.merge.gateway_en.gateway_en to be 0x3 (previous value 0x1 OR new value 0x2)
2052Configuring rams.match.merge.gateway_to_logicaltable_xbar_ctl[1].enabled_4bit_muxctl_select to be 0xe
2053Configuring rams.match.merge.gateway_to_logicaltable_xbar_ctl[1].enabled_4bit_muxctl_enable to be 0x1
2054allocated_result_bus = Ram Data Bus MatchResult1R 0 left_and_right is 83 bits
2055Configuring rams.match.merge.gateway_to_pbus_xbar_ctl[0].exact_logical_select to be 0x1
2056Configuring rams.match.merge.gateway_to_pbus_xbar_ctl[0].exact_inhibit_enable to be 0x1
2057Configuring rams.match.merge.gateway_payload_exact_pbus[0].gateway_payload_exact_pbus to be 0x3 (previous value 0x2 OR new value 0x1)
2058Configuring rams.match.merge.gateway_payload_data[0][0][0][0].gateway_payload_data to be 0x0
2059Configuring rams.match.merge.gateway_payload_data[0][0][1][0].gateway_payload_data to be 0x0
2060Configuring rams.match.merge.gateway_payload_data[0][0][0][1].gateway_payload_data to be 0x0
2061Configuring rams.match.merge.gateway_payload_data[0][0][1][1].gateway_payload_data to be 0x0
2062Configuring rams.match.merge.gateway_payload_match_adr[0][0][0].gateway_payload_match_adr to be 0x7ffff
2063Configuring rams.match.merge.gateway_payload_match_adr[0][0][1].gateway_payload_match_adr to be 0x7ffff
2064Configuring rams.match.merge.mau_payload_shifter_enable[table_type=0][result_bus=0].action_instruction_adr_payload_shifter_en to be 1.
2065
2066+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]2067| Working on table ingress_port_counter in stage 2 ---
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2068+------------------------------------------------------------------------
2069Configuring rams.array.switchbox.row[row=4].ctl.r_stats_alu_o_mux_select.r_stats_alu_o_sel_stats_rd_r_i to be 1.
2070Configuring rams.array.row[row=4].ram[col=6].unit_ram_ctl.match_ram_write_data_mux_select to be select of 0.
2071Configuring rams.array.row[row=4].ram[col=6].unit_ram_ctl.match_ram_read_data_mux_select to be select of 0.
2072Configuring rams.map_alu.row[row=4].adrmux.unitram_config[column_half=1][column_index=0].unitram_type to be 3.
2073Note that unitram_vpn does not need to be programmed for synthetic two port rams.
2074Configuring rams.map_alu.row[row=4].adrmux.unitram_config[column_half=1][column_index=0].unitram_logical_table to be 0.
2075Configuring rams.map_alu.row[row=4].adrmux.unitram_config[column_half=1][column_index=0].unitram_ingress to be 1.
2076Configuring rams.map_alu.row[row=4].adrmux.unitram_config[column_half=1][column_index=0].unitram_enable to be 1.
2077Configuring rams.array.switchbox.row[row=4].ctl.r_stats_alu_o_mux_select.r_stats_alu_o_sel_stats_rd_r_i to be 1.
2078Configuring rams.array.row[row=4].ram[col=7].unit_ram_ctl.match_ram_write_data_mux_select to be select of 0.
2079Configuring rams.array.row[row=4].ram[col=7].unit_ram_ctl.match_ram_read_data_mux_select to be select of 0.
2080Configuring rams.map_alu.row[row=4].adrmux.unitram_config[column_half=1][column_index=1].unitram_type to be 3.
2081Note that unitram_vpn does not need to be programmed for synthetic two port rams.
2082Configuring rams.map_alu.row[row=4].adrmux.unitram_config[column_half=1][column_index=1].unitram_logical_table to be 0.
2083Configuring rams.map_alu.row[row=4].adrmux.unitram_config[column_half=1][column_index=1].unitram_ingress to be 1.
2084Configuring rams.map_alu.row[row=4].adrmux.unitram_config[column_half=1][column_index=1].unitram_enable to be 1.
2085Configuring rams.map_alu.row[row=4].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].ram_unitram_adr_mux_select to be 5.
2086Configuring rams.map_alu.row[row=4].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].ram_stats_meter_adr_mux_select_meter to be 1.
2087Configuring rams.map_alu.row[row=4].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].ram_ofo_stats_mux_select_statsmeter to be 1.
2088Configuring rams.map_alu.row[row=4].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].synth2port_radr_mux_select_home_row to be 1.
2089Configuring rams.map_alu.row[row=4].i2portctl.synth2port_hbus_members[bus_index=0][array_half_index=1].synth2port_hbus_members to be 0x1. (previous value = 0x0 OR new value = 0x1)
2090Configuring rams.map_alu.row[row=4].i2portctl.synth2port_ctl.synth2port_enable to be 1.
2091Configuring rams.map_alu.row[row=4].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].ram_unitram_adr_mux_select to be 5.
2092Configuring rams.map_alu.row[row=4].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].ram_stats_meter_adr_mux_select_meter to be 1.
2093Configuring rams.map_alu.row[row=4].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].ram_ofo_stats_mux_select_statsmeter to be 1.
2094Configuring rams.map_alu.row[row=4].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].synth2port_radr_mux_select_home_row to be 1.
2095Configuring rams.map_alu.row[row=4].i2portctl.synth2port_hbus_members[bus_index=0][array_half_index=1].synth2port_hbus_members to be 0x3. (previous value = 0x1 OR new value = 0x2)
2096Configuring rams.map_alu.row[row=4].i2portctl.synth2port_ctl.synth2port_enable to be 1.
2097Stat table ingress_port_counter is used by match table ingress_port_count_table.
2098Configuring rams.match.adrdist.adr_dist_stats_adr_icxbar_ctl[match_logical_table_id=0].adr_dist_stats_adr_icxbar_ctl to be 0x4. (previous value = 0x0 OR new value =0x4)
2099Configuring rams.map_alu.row[row=4].adrmux.mapram_config[map_ram_index=0].mapram_type to be 1.
2100Configuring rams.map_alu.row[row=4].adrmux.mapram_config[map_ram_index=0].mapram_logical_table to be 0.
2101Note that map ram vpn does not need to be configured for synthetic two port map rams.
2102Configuring rams.map_alu.row[row=4].adrmux.mapram_config[map_ram_index=0].mapram_ecc_generate to be 1.
2103Configuring rams.map_alu.row[row=4].adrmux.mapram_config[map_ram_index=0].mapram_ecc_check to be 1.
2104Configuring rams.map_alu.row[row=4].adrmux.mapram_config[map_ram_index=0].mapram_ingress to be 1.
2105Configuring rams.map_alu.row[row=4].adrmux.mapram_config[map_ram_index=0].mapram_enable to be 1.
2106Configuring rams.map_alu.row[row=4].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_wadr_mux_select to be 1.
2107Configuring rams.map_alu.row[row=4].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_wadr_mux_enable to be 1.
2108Configuring rams.map_alu.row[row=4].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_radr_mux_select_smoflo to be 1.
2109Configuring rams.map_alu.row[row=4].adrmux.mapram_config[map_ram_index=1].mapram_type to be 1.
2110Configuring rams.map_alu.row[row=4].adrmux.mapram_config[map_ram_index=1].mapram_logical_table to be 0.
2111Note that map ram vpn does not need to be configured for synthetic two port map rams.
2112Configuring rams.map_alu.row[row=4].adrmux.mapram_config[map_ram_index=1].mapram_ecc_generate to be 1.
2113Configuring rams.map_alu.row[row=4].adrmux.mapram_config[map_ram_index=1].mapram_ecc_check to be 1.
2114Configuring rams.map_alu.row[row=4].adrmux.mapram_config[map_ram_index=1].mapram_ingress to be 1.
2115Configuring rams.map_alu.row[row=4].adrmux.mapram_config[map_ram_index=1].mapram_enable to be 1.
2116Configuring rams.map_alu.row[row=4].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=1].map_ram_wadr_mux_select to be 1.
2117Configuring rams.map_alu.row[row=4].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=1].map_ram_wadr_mux_enable to be 1.
2118Configuring rams.map_alu.row[row=4].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=1].map_ram_radr_mux_select_smoflo to be 1.
Carmelo Cascone133c7b12017-09-13 15:36:08 +0200[diff] [blame]2119Configuring rams.map_alu.stats_wrap[stats_group_index=2].stats.statistics_ctl.stats_entries_per_word to be 2.
Carmelo Cascone0ce8f5d2017-09-13 03:50:36 +0200[diff] [blame]2120Configuring rams.map_alu.stats_wrap[stats_group_index=2].stats.statistics_ctl.stats_process_bytes to be 1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2121TODO: Temporarily configuring rams.map_alu.stats_wrap[stats_group_index=2].stats.statistics_ctl.stats_alu_error_enable to be 0.
2122Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=2].mau_cfg_stats_alu_lt to be 0x0.
Carmelo Cascone133c7b12017-09-13 15:36:08 +0200[diff] [blame]2123Configuring cfg_regs.stats_dump_ctl[logical_table=0].stats_dump_entries_per_word be 0x2.
Carmelo Cascone0ce8f5d2017-09-13 03:50:36 +0200[diff] [blame]2124Configuring cfg_regs.stats_dump_ctl[logical_table=0].stats_dump_has_bytes be 0x1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2125Configuring cfg_regs.stats_dump_ctl[logical_table=0].stats_dump_offset be 0x0.
2126Configuring cfg_regs.stats_dump_ctl[logical_table=0].stats_dump_size be 0x0.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2127Configuring rams.map_alu.row[row=4].i2portctl.synth2port_vpn_ctl.synth2port_vpn_base to be 0x0.
2128Configuring rams.map_alu.row[row=4].i2portctl.synth2port_vpn_ctl.synth2port_vpn_limit to be 0x0.
Carmelo Cascone0ce8f5d2017-09-13 03:50:36 +0200[diff] [blame]2129Configuring rams.match.adrdist.deferred_ram_ctl[deferred_ram_type=0][deferred_ram_index=2].deferred_ram_en to be 1.
Carmelo Cascone133c7b12017-09-13 15:36:08 +0200[diff] [blame]2130Configuring rams.match.adrdist.movereg_stats_ctl[stat_alu_index=2].movereg_stats_ctl_size be 1.
Carmelo Cascone0ce8f5d2017-09-13 03:50:36 +0200[diff] [blame]2131Configuring rams.match.adrdist.movereg_stats_ctl[stat_alu_index=2].movereg_stats_ctl_deferred be 1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2132Configuring rams.match.adrdist.movereg_stats_ctl[stat_alu_index=2].movereg_stats_ctl_lt be 0x0.
2133Configuring rams.match.adrdist.movereg_ad_stats_alu_to_logical_xbar_ctl[logical_index=0].movereg_ad_stats_alu_to_logical_xbar_ctl be 0x6. ( previous value = 0x0 OR new value = 0x6)
2134Configuring rams.match.adrdist.mau_ad_stats_virt_lt[meter_alu_index=2].mau_ad_stats_virt_lt be 0x1.
2135
2136+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]2137| Working on table egress_port_counter in stage 2 ---
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2138+------------------------------------------------------------------------
2139Configuring rams.array.switchbox.row[row=6].ctl.r_stats_alu_o_mux_select.r_stats_alu_o_sel_stats_rd_r_i to be 1.
2140Configuring rams.array.row[row=6].ram[col=6].unit_ram_ctl.match_ram_write_data_mux_select to be select of 0.
2141Configuring rams.array.row[row=6].ram[col=6].unit_ram_ctl.match_ram_read_data_mux_select to be select of 0.
2142Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=0].unitram_type to be 3.
2143Note that unitram_vpn does not need to be programmed for synthetic two port rams.
2144Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=0].unitram_logical_table to be 1.
2145Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=0].unitram_ingress to be 1.
2146Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=0].unitram_enable to be 1.
2147Configuring rams.array.switchbox.row[row=6].ctl.r_stats_alu_o_mux_select.r_stats_alu_o_sel_stats_rd_r_i to be 1.
2148Configuring rams.array.row[row=6].ram[col=7].unit_ram_ctl.match_ram_write_data_mux_select to be select of 0.
2149Configuring rams.array.row[row=6].ram[col=7].unit_ram_ctl.match_ram_read_data_mux_select to be select of 0.
2150Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=1].unitram_type to be 3.
2151Note that unitram_vpn does not need to be programmed for synthetic two port rams.
2152Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=1].unitram_logical_table to be 1.
2153Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=1].unitram_ingress to be 1.
2154Configuring rams.map_alu.row[row=6].adrmux.unitram_config[column_half=1][column_index=1].unitram_enable to be 1.
2155Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].ram_unitram_adr_mux_select to be 5.
2156Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].ram_stats_meter_adr_mux_select_meter to be 1.
2157Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].ram_ofo_stats_mux_select_statsmeter to be 1.
2158Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=0].synth2port_radr_mux_select_home_row to be 1.
2159Configuring rams.map_alu.row[row=6].i2portctl.synth2port_hbus_members[bus_index=0][array_half_index=1].synth2port_hbus_members to be 0x1. (previous value = 0x0 OR new value = 0x1)
2160Configuring rams.map_alu.row[row=6].i2portctl.synth2port_ctl.synth2port_enable to be 1.
2161Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].ram_unitram_adr_mux_select to be 5.
2162Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].ram_stats_meter_adr_mux_select_meter to be 1.
2163Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].ram_ofo_stats_mux_select_statsmeter to be 1.
2164Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[column_half=1][column_index=1].synth2port_radr_mux_select_home_row to be 1.
2165Configuring rams.map_alu.row[row=6].i2portctl.synth2port_hbus_members[bus_index=0][array_half_index=1].synth2port_hbus_members to be 0x3. (previous value = 0x1 OR new value = 0x2)
2166Configuring rams.map_alu.row[row=6].i2portctl.synth2port_ctl.synth2port_enable to be 1.
2167Stat table egress_port_counter is used by match table egress_port_count_table.
2168Configuring rams.match.adrdist.adr_dist_stats_adr_icxbar_ctl[match_logical_table_id=1].adr_dist_stats_adr_icxbar_ctl to be 0x8. (previous value = 0x0 OR new value =0x8)
2169Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_type to be 1.
2170Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_logical_table to be 1.
2171Note that map ram vpn does not need to be configured for synthetic two port map rams.
2172Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_ecc_generate to be 1.
2173Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_ecc_check to be 1.
2174Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_ingress to be 1.
2175Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=0].mapram_enable to be 1.
2176Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_wadr_mux_select to be 1.
2177Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_wadr_mux_enable to be 1.
2178Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=0].map_ram_radr_mux_select_smoflo to be 1.
2179Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_type to be 1.
2180Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_logical_table to be 1.
2181Note that map ram vpn does not need to be configured for synthetic two port map rams.
2182Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_ecc_generate to be 1.
2183Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_ecc_check to be 1.
2184Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_ingress to be 1.
2185Configuring rams.map_alu.row[row=6].adrmux.mapram_config[map_ram_index=1].mapram_enable to be 1.
2186Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=1].map_ram_wadr_mux_select to be 1.
2187Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=1].map_ram_wadr_mux_enable to be 1.
2188Configuring rams.map_alu.row[row=6].adrmux.ram_address_mux_ctl[array_half_index=1][map_ram_half_index=1].map_ram_radr_mux_select_smoflo to be 1.
Carmelo Cascone133c7b12017-09-13 15:36:08 +0200[diff] [blame]2189Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.statistics_ctl.stats_entries_per_word to be 2.
Carmelo Cascone0ce8f5d2017-09-13 03:50:36 +0200[diff] [blame]2190Configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.statistics_ctl.stats_process_bytes to be 1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2191TODO: Temporarily configuring rams.map_alu.stats_wrap[stats_group_index=3].stats.statistics_ctl.stats_alu_error_enable to be 0.
2192Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=3].mau_cfg_stats_alu_lt to be 0x1.
Carmelo Cascone133c7b12017-09-13 15:36:08 +0200[diff] [blame]2193Configuring cfg_regs.stats_dump_ctl[logical_table=1].stats_dump_entries_per_word be 0x2.
Carmelo Cascone0ce8f5d2017-09-13 03:50:36 +0200[diff] [blame]2194Configuring cfg_regs.stats_dump_ctl[logical_table=1].stats_dump_has_bytes be 0x1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2195Configuring cfg_regs.stats_dump_ctl[logical_table=1].stats_dump_offset be 0x0.
2196Configuring cfg_regs.stats_dump_ctl[logical_table=1].stats_dump_size be 0x0.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2197Configuring rams.map_alu.row[row=6].i2portctl.synth2port_vpn_ctl.synth2port_vpn_base to be 0x0.
2198Configuring rams.map_alu.row[row=6].i2portctl.synth2port_vpn_ctl.synth2port_vpn_limit to be 0x0.
Carmelo Cascone0ce8f5d2017-09-13 03:50:36 +0200[diff] [blame]2199Configuring rams.match.adrdist.deferred_ram_ctl[deferred_ram_type=0][deferred_ram_index=3].deferred_ram_en to be 1.
Carmelo Cascone133c7b12017-09-13 15:36:08 +0200[diff] [blame]2200Configuring rams.match.adrdist.movereg_stats_ctl[stat_alu_index=3].movereg_stats_ctl_size be 1.
Carmelo Cascone0ce8f5d2017-09-13 03:50:36 +0200[diff] [blame]2201Configuring rams.match.adrdist.movereg_stats_ctl[stat_alu_index=3].movereg_stats_ctl_deferred be 1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2202Configuring rams.match.adrdist.movereg_stats_ctl[stat_alu_index=3].movereg_stats_ctl_lt be 0x1.
2203Configuring rams.match.adrdist.movereg_ad_stats_alu_to_logical_xbar_ctl[logical_index=3].movereg_ad_stats_alu_to_logical_xbar_ctl be 0x3e. ( previous value = 0x6 OR new value = 0x38)
2204Configuring rams.match.adrdist.mau_ad_stats_virt_lt[meter_alu_index=3].mau_ad_stats_virt_lt be 0x2.
2205+------------------------------------------------------------------------
2206Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay0 to be 19.
2207Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay1 to be 9.
2208Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_enable to be 3.
2209Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay0 to be 0.
2210Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay1 to be 0.
2211Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_enable to be 0.
2212Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=0].adr_dist_pipe_delay to be 0.
2213Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=1].adr_dist_pipe_delay to be 0.
2214Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=0].adr_dist_pipe_delay to be 0.
2215Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=1].adr_dist_pipe_delay to be 0.
2216Configuring rams.match.merge.exact_match_logical_result_delay.exact_match_logical_result_delay to be 0x0.
2217Configuring rams.match.merge.exact_match_logical_result_en.exact_match_logical_result_en to be 0x3.
2218Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=0].exact_match_phys_result_delay to be 0x0.
2219Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=1].exact_match_phys_result_delay to be 0x0.
2220Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=0].exact_match_phys_result_en to be 0x3.
2221Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=1].exact_match_phys_result_en to be 0x0.
2222Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=0].exact_match_phys_result_thread to be 0x0.
2223Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=1].exact_match_phys_result_thread to be 0x0.
2224Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_internal_delay_fifo to be 14.
2225Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_output_delay_fifo to be 0.
2226Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_delay_fifo_en to be 1.
2227Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_internal_delay_fifo to be 14.
2228Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_output_delay_fifo to be 0.
2229Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_delay_fifo_en to be 1.
2230Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_ingress to be 0x0.
2231Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_egress to be 0x0.
2232Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_ingress to be 0x0.
2233Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_egress to be 0x0.
2234--------------------------------------------
2235Configuration for unused statistics ALUs.
2236Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=0].mau_cfg_stats_alu_lt to be 0xf.
2237Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=1].mau_cfg_stats_alu_lt to be 0xf.
2238+------------------------------------------------------------------------
2239Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=0].phv_ingress_thread to be 0x3f.
2240Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=0].phv_ingress_thread_alu to be 0x3f.
2241Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=0].phv_ingress_thread_imem to be 0x3f.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2242Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=4].phv_ingress_thread to be 0x3f.
2243Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=4].phv_ingress_thread_alu to be 0x3f.
2244Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=4].phv_ingress_thread_imem to be 0x3f.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2245Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=8].phv_ingress_thread to be 0xff.
2246Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=8].phv_ingress_thread_alu to be 0xff.
2247Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=8].phv_ingress_thread_imem to be 0xff.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2248Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=9].phv_ingress_thread to be 0x1.
2249Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=9].phv_ingress_thread_alu to be 0x1.
2250Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=9].phv_ingress_thread_imem to be 0x1.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]2251Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=6].phv_egress_thread to be 0x3.
2252Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=6].phv_egress_thread_alu to be 0x3.
2253Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=6].phv_egress_thread_imem to be 0x3.
2254Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=10].phv_egress_thread to be 0x1.
2255Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=10].phv_egress_thread_alu to be 0x1.
2256Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=10].phv_egress_thread_imem to be 0x1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2257Configuring rams.match.merge.tcam_match_error_ctl[dir=0].tcam_match_error_ctl_o_err_en to be 1.
2258Configuring rams.match.merge.tind_ecc_error_ctl[dir=0].tind_ecc_error_ctl_o_err_en to be 1.
2259Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_o_err_en to be 1.
2260Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_o_err_en to be 1.
2261Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_delay to be 0.
2262Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_delay to be 0.
2263Configuring rams.match.merge.tcam_match_error_ctl[dir=1].tcam_match_error_ctl_o_err_en to be 1.
2264Configuring rams.match.merge.tind_ecc_error_ctl[dir=1].tind_ecc_error_ctl_o_err_en to be 1.
2265Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_o_err_en to be 1.
2266Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_o_err_en to be 1.
2267Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_delay to be 0.
2268Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_delay to be 0.
2269+------------------------------------------------------------------------
2270Configuring dp.action_output_delay[direction_index=0].action_output_delay to be 17.
2271Configuring dp.pipelength_added_stages[direction_index=0].pipelength_added_stages to be 0.
2272Configuring dp.cur_stage_dependency_on_prev[direction_index=0].cur_stage_dependency_on_prev to be 0.
2273Configuring dp.next_stage_dependency_on_cur[direction_index=0].next_stage_dependency_on_cur to be 2.
2274Configuring dp.action_output_delay[direction_index=1].action_output_delay to be 17.
2275Configuring dp.pipelength_added_stages[direction_index=1].pipelength_added_stages to be 0.
2276Configuring dp.cur_stage_dependency_on_prev[direction_index=1].cur_stage_dependency_on_prev to be 2.
2277Configuring dp.next_stage_dependency_on_cur[direction_index=1].next_stage_dependency_on_cur to be 2.
2278Configuring dp.match_ie_input_mux_sel.match_ie_input_mux_sel to be 1.
2279Configuring dp.stage_concurrent_with_prev.stage_concurrent_with_prev to be 2.
2280Configuring dp.phv_fifo_enable.phv_fifo_ingress_action_output_enable to be 1.
2281Configuring dp.phv_fifo_enable.phv_fifo_ingress_final_output_enable to be 0.
2282Configuring dp.phv_fifo_enable.phv_fifo_egress_action_output_enable to be 1.
2283Configuring dp.phv_fifo_enable.phv_fifo_egress_final_output_enable to be 0.
2284
2285+------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]2286| MAU Stage 3
2287+------------------------------------------------------------------------
2288+------------------------------------------------------------------------
2289Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay0 to be 0.
2290Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay1 to be 0.
2291Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_enable to be 0.
2292Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay0 to be 0.
2293Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay1 to be 0.
2294Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_enable to be 0.
2295Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=0].adr_dist_pipe_delay to be 0.
2296Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=1].adr_dist_pipe_delay to be 0.
2297Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=0].adr_dist_pipe_delay to be 0.
2298Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=1].adr_dist_pipe_delay to be 0.
2299Configuring rams.match.merge.exact_match_logical_result_delay.exact_match_logical_result_delay to be 0x0.
2300Configuring rams.match.merge.exact_match_logical_result_en.exact_match_logical_result_en to be 0x0.
2301Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=0].exact_match_phys_result_delay to be 0x0.
2302Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=1].exact_match_phys_result_delay to be 0x0.
2303Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=0].exact_match_phys_result_en to be 0x0.
2304Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=1].exact_match_phys_result_en to be 0x0.
2305Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=0].exact_match_phys_result_thread to be 0x0.
2306Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=1].exact_match_phys_result_thread to be 0x0.
2307Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_internal_delay_fifo to be 14.
2308Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_output_delay_fifo to be 0.
2309Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_delay_fifo_en to be 1.
2310Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_internal_delay_fifo to be 14.
2311Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_output_delay_fifo to be 0.
2312Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_delay_fifo_en to be 1.
2313Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_ingress to be 0x0.
2314Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_egress to be 0x0.
2315Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_ingress to be 0x0.
2316Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_egress to be 0x0.
2317--------------------------------------------
2318Configuration for unused statistics ALUs.
2319Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=0].mau_cfg_stats_alu_lt to be 0xf.
2320Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=1].mau_cfg_stats_alu_lt to be 0xf.
2321Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=2].mau_cfg_stats_alu_lt to be 0xf.
2322Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=3].mau_cfg_stats_alu_lt to be 0xf.
2323+------------------------------------------------------------------------
2324Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=0].phv_ingress_thread to be 0x3f.
2325Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=0].phv_ingress_thread_alu to be 0x3f.
2326Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=0].phv_ingress_thread_imem to be 0x3f.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2327Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=4].phv_ingress_thread to be 0x3f.
2328Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=4].phv_ingress_thread_alu to be 0x3f.
2329Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=4].phv_ingress_thread_imem to be 0x3f.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]2330Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=8].phv_ingress_thread to be 0xff.
2331Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=8].phv_ingress_thread_alu to be 0xff.
2332Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=8].phv_ingress_thread_imem to be 0xff.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2333Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=9].phv_ingress_thread to be 0x1.
2334Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=9].phv_ingress_thread_alu to be 0x1.
2335Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=9].phv_ingress_thread_imem to be 0x1.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]2336Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=6].phv_egress_thread to be 0x3.
2337Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=6].phv_egress_thread_alu to be 0x3.
2338Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=6].phv_egress_thread_imem to be 0x3.
2339Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=10].phv_egress_thread to be 0x1.
2340Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=10].phv_egress_thread_alu to be 0x1.
2341Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=10].phv_egress_thread_imem to be 0x1.
2342Configuring rams.match.merge.tcam_match_error_ctl[dir=0].tcam_match_error_ctl_o_err_en to be 1.
2343Configuring rams.match.merge.tind_ecc_error_ctl[dir=0].tind_ecc_error_ctl_o_err_en to be 1.
2344Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_o_err_en to be 1.
2345Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_o_err_en to be 1.
2346Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_delay to be 0.
2347Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_delay to be 0.
2348Configuring rams.match.merge.tcam_match_error_ctl[dir=1].tcam_match_error_ctl_o_err_en to be 1.
2349Configuring rams.match.merge.tind_ecc_error_ctl[dir=1].tind_ecc_error_ctl_o_err_en to be 1.
2350Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_o_err_en to be 1.
2351Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_o_err_en to be 1.
2352Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_delay to be 0.
2353Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_delay to be 0.
2354+------------------------------------------------------------------------
2355Configuring dp.action_output_delay[direction_index=0].action_output_delay to be 17.
2356Configuring dp.pipelength_added_stages[direction_index=0].pipelength_added_stages to be 0.
2357Configuring dp.cur_stage_dependency_on_prev[direction_index=0].cur_stage_dependency_on_prev to be 2.
2358Configuring dp.next_stage_dependency_on_cur[direction_index=0].next_stage_dependency_on_cur to be 2.
2359Configuring dp.action_output_delay[direction_index=1].action_output_delay to be 17.
2360Configuring dp.pipelength_added_stages[direction_index=1].pipelength_added_stages to be 0.
2361Configuring dp.cur_stage_dependency_on_prev[direction_index=1].cur_stage_dependency_on_prev to be 2.
2362Configuring dp.next_stage_dependency_on_cur[direction_index=1].next_stage_dependency_on_cur to be 2.
2363Configuring dp.match_ie_input_mux_sel.match_ie_input_mux_sel to be 0.
2364Configuring dp.stage_concurrent_with_prev.stage_concurrent_with_prev to be 3.
2365Configuring dp.phv_fifo_enable.phv_fifo_ingress_action_output_enable to be 1.
2366Configuring dp.phv_fifo_enable.phv_fifo_ingress_final_output_enable to be 0.
2367Configuring dp.phv_fifo_enable.phv_fifo_egress_action_output_enable to be 1.
2368Configuring dp.phv_fifo_enable.phv_fifo_egress_final_output_enable to be 0.
2369
2370+------------------------------------------------------------------------
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2371| MAU Stage 4
2372+------------------------------------------------------------------------
2373+------------------------------------------------------------------------
2374Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay0 to be 0.
2375Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay1 to be 0.
2376Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_enable to be 0.
2377Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay0 to be 0.
2378Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay1 to be 0.
2379Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_enable to be 0.
2380Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=0].adr_dist_pipe_delay to be 0.
2381Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=1].adr_dist_pipe_delay to be 0.
2382Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=0].adr_dist_pipe_delay to be 0.
2383Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=1].adr_dist_pipe_delay to be 0.
2384Configuring rams.match.merge.exact_match_logical_result_delay.exact_match_logical_result_delay to be 0x0.
2385Configuring rams.match.merge.exact_match_logical_result_en.exact_match_logical_result_en to be 0x0.
2386Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=0].exact_match_phys_result_delay to be 0x0.
2387Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=1].exact_match_phys_result_delay to be 0x0.
2388Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=0].exact_match_phys_result_en to be 0x0.
2389Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=1].exact_match_phys_result_en to be 0x0.
2390Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=0].exact_match_phys_result_thread to be 0x0.
2391Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=1].exact_match_phys_result_thread to be 0x0.
2392Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_internal_delay_fifo to be 14.
2393Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_output_delay_fifo to be 0.
2394Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_delay_fifo_en to be 1.
2395Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_internal_delay_fifo to be 14.
2396Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_output_delay_fifo to be 0.
2397Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_delay_fifo_en to be 1.
2398Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_ingress to be 0x0.
2399Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_egress to be 0x0.
2400Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_ingress to be 0x0.
2401Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_egress to be 0x0.
2402--------------------------------------------
2403Configuration for unused statistics ALUs.
2404Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=0].mau_cfg_stats_alu_lt to be 0xf.
2405Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=1].mau_cfg_stats_alu_lt to be 0xf.
2406Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=2].mau_cfg_stats_alu_lt to be 0xf.
2407Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=3].mau_cfg_stats_alu_lt to be 0xf.
2408+------------------------------------------------------------------------
2409Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=0].phv_ingress_thread to be 0x3f.
2410Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=0].phv_ingress_thread_alu to be 0x3f.
2411Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=0].phv_ingress_thread_imem to be 0x3f.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2412Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=4].phv_ingress_thread to be 0x3f.
2413Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=4].phv_ingress_thread_alu to be 0x3f.
2414Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=4].phv_ingress_thread_imem to be 0x3f.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2415Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=8].phv_ingress_thread to be 0xff.
2416Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=8].phv_ingress_thread_alu to be 0xff.
2417Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=8].phv_ingress_thread_imem to be 0xff.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2418Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=9].phv_ingress_thread to be 0x1.
2419Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=9].phv_ingress_thread_alu to be 0x1.
2420Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=9].phv_ingress_thread_imem to be 0x1.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]2421Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=6].phv_egress_thread to be 0x3.
2422Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=6].phv_egress_thread_alu to be 0x3.
2423Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=6].phv_egress_thread_imem to be 0x3.
2424Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=10].phv_egress_thread to be 0x1.
2425Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=10].phv_egress_thread_alu to be 0x1.
2426Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=10].phv_egress_thread_imem to be 0x1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2427Configuring rams.match.merge.tcam_match_error_ctl[dir=0].tcam_match_error_ctl_o_err_en to be 1.
2428Configuring rams.match.merge.tind_ecc_error_ctl[dir=0].tind_ecc_error_ctl_o_err_en to be 1.
2429Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_o_err_en to be 1.
2430Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_o_err_en to be 1.
2431Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_delay to be 0.
2432Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_delay to be 0.
2433Configuring rams.match.merge.tcam_match_error_ctl[dir=1].tcam_match_error_ctl_o_err_en to be 1.
2434Configuring rams.match.merge.tind_ecc_error_ctl[dir=1].tind_ecc_error_ctl_o_err_en to be 1.
2435Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_o_err_en to be 1.
2436Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_o_err_en to be 1.
2437Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_delay to be 0.
2438Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_delay to be 0.
2439+------------------------------------------------------------------------
2440Configuring dp.action_output_delay[direction_index=0].action_output_delay to be 17.
2441Configuring dp.pipelength_added_stages[direction_index=0].pipelength_added_stages to be 0.
2442Configuring dp.cur_stage_dependency_on_prev[direction_index=0].cur_stage_dependency_on_prev to be 2.
2443Configuring dp.next_stage_dependency_on_cur[direction_index=0].next_stage_dependency_on_cur to be 2.
2444Configuring dp.action_output_delay[direction_index=1].action_output_delay to be 17.
2445Configuring dp.pipelength_added_stages[direction_index=1].pipelength_added_stages to be 0.
2446Configuring dp.cur_stage_dependency_on_prev[direction_index=1].cur_stage_dependency_on_prev to be 2.
2447Configuring dp.next_stage_dependency_on_cur[direction_index=1].next_stage_dependency_on_cur to be 2.
2448Configuring dp.match_ie_input_mux_sel.match_ie_input_mux_sel to be 0.
2449Configuring dp.stage_concurrent_with_prev.stage_concurrent_with_prev to be 3.
2450Configuring dp.phv_fifo_enable.phv_fifo_ingress_action_output_enable to be 1.
2451Configuring dp.phv_fifo_enable.phv_fifo_ingress_final_output_enable to be 0.
2452Configuring dp.phv_fifo_enable.phv_fifo_egress_action_output_enable to be 1.
2453Configuring dp.phv_fifo_enable.phv_fifo_egress_final_output_enable to be 0.
2454
2455+------------------------------------------------------------------------
2456| MAU Stage 5
2457+------------------------------------------------------------------------
2458+------------------------------------------------------------------------
2459Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay0 to be 0.
2460Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay1 to be 0.
2461Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_enable to be 0.
2462Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay0 to be 0.
2463Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay1 to be 0.
2464Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_enable to be 0.
2465Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=0].adr_dist_pipe_delay to be 0.
2466Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=1].adr_dist_pipe_delay to be 0.
2467Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=0].adr_dist_pipe_delay to be 0.
2468Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=1].adr_dist_pipe_delay to be 0.
2469Configuring rams.match.merge.exact_match_logical_result_delay.exact_match_logical_result_delay to be 0x0.
2470Configuring rams.match.merge.exact_match_logical_result_en.exact_match_logical_result_en to be 0x0.
2471Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=0].exact_match_phys_result_delay to be 0x0.
2472Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=1].exact_match_phys_result_delay to be 0x0.
2473Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=0].exact_match_phys_result_en to be 0x0.
2474Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=1].exact_match_phys_result_en to be 0x0.
2475Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=0].exact_match_phys_result_thread to be 0x0.
2476Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=1].exact_match_phys_result_thread to be 0x0.
2477Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_internal_delay_fifo to be 14.
2478Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_output_delay_fifo to be 19.
2479Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_delay_fifo_en to be 1.
2480Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_internal_delay_fifo to be 14.
2481Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_output_delay_fifo to be 19.
2482Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_delay_fifo_en to be 1.
2483Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_ingress to be 0x0.
2484Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_egress to be 0x0.
2485Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_ingress to be 0x0.
2486Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_egress to be 0x0.
2487--------------------------------------------
2488Configuration for unused statistics ALUs.
2489Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=0].mau_cfg_stats_alu_lt to be 0xf.
2490Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=1].mau_cfg_stats_alu_lt to be 0xf.
2491Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=2].mau_cfg_stats_alu_lt to be 0xf.
2492Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=3].mau_cfg_stats_alu_lt to be 0xf.
2493+------------------------------------------------------------------------
2494Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=0].phv_ingress_thread to be 0x3f.
2495Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=0].phv_ingress_thread_alu to be 0x3f.
2496Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=0].phv_ingress_thread_imem to be 0x3f.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2497Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=4].phv_ingress_thread to be 0x3f.
2498Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=4].phv_ingress_thread_alu to be 0x3f.
2499Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=4].phv_ingress_thread_imem to be 0x3f.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2500Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=8].phv_ingress_thread to be 0xff.
2501Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=8].phv_ingress_thread_alu to be 0xff.
2502Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=8].phv_ingress_thread_imem to be 0xff.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2503Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=9].phv_ingress_thread to be 0x1.
2504Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=9].phv_ingress_thread_alu to be 0x1.
2505Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=9].phv_ingress_thread_imem to be 0x1.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]2506Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=6].phv_egress_thread to be 0x3.
2507Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=6].phv_egress_thread_alu to be 0x3.
2508Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=6].phv_egress_thread_imem to be 0x3.
2509Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=10].phv_egress_thread to be 0x1.
2510Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=10].phv_egress_thread_alu to be 0x1.
2511Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=10].phv_egress_thread_imem to be 0x1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2512Configuring rams.match.merge.tcam_match_error_ctl[dir=0].tcam_match_error_ctl_o_err_en to be 1.
2513Configuring rams.match.merge.tind_ecc_error_ctl[dir=0].tind_ecc_error_ctl_o_err_en to be 1.
2514Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_o_err_en to be 1.
2515Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_o_err_en to be 1.
2516Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_delay to be 0.
2517Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_delay to be 0.
2518Configuring rams.match.merge.tcam_match_error_ctl[dir=1].tcam_match_error_ctl_o_err_en to be 1.
2519Configuring rams.match.merge.tind_ecc_error_ctl[dir=1].tind_ecc_error_ctl_o_err_en to be 1.
2520Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_o_err_en to be 1.
2521Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_o_err_en to be 1.
2522Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_delay to be 0.
2523Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_delay to be 0.
2524+------------------------------------------------------------------------
2525Configuring dp.action_output_delay[direction_index=0].action_output_delay to be 17.
2526Configuring dp.pipelength_added_stages[direction_index=0].pipelength_added_stages to be 0.
2527Configuring dp.cur_stage_dependency_on_prev[direction_index=0].cur_stage_dependency_on_prev to be 2.
2528Configuring dp.next_stage_dependency_on_cur[direction_index=0].next_stage_dependency_on_cur to be 0.
2529Configuring dp.action_output_delay[direction_index=1].action_output_delay to be 17.
2530Configuring dp.pipelength_added_stages[direction_index=1].pipelength_added_stages to be 0.
2531Configuring dp.cur_stage_dependency_on_prev[direction_index=1].cur_stage_dependency_on_prev to be 2.
2532Configuring dp.next_stage_dependency_on_cur[direction_index=1].next_stage_dependency_on_cur to be 0.
2533Configuring dp.match_ie_input_mux_sel.match_ie_input_mux_sel to be 0.
2534Configuring dp.stage_concurrent_with_prev.stage_concurrent_with_prev to be 3.
2535Configuring dp.phv_fifo_enable.phv_fifo_ingress_action_output_enable to be 1.
2536Configuring dp.phv_fifo_enable.phv_fifo_ingress_final_output_enable to be 0.
2537Configuring dp.phv_fifo_enable.phv_fifo_egress_action_output_enable to be 1.
2538Configuring dp.phv_fifo_enable.phv_fifo_egress_final_output_enable to be 0.
2539
2540+------------------------------------------------------------------------
2541| MAU Stage 6
2542+------------------------------------------------------------------------
2543+------------------------------------------------------------------------
2544Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay0 to be 19.
2545Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay1 to be 9.
2546Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_enable to be 3.
2547Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay0 to be 19.
2548Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay1 to be 9.
2549Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_enable to be 3.
2550Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=0].adr_dist_pipe_delay to be 0.
2551Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=1].adr_dist_pipe_delay to be 0.
2552Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=0].adr_dist_pipe_delay to be 0.
2553Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=1].adr_dist_pipe_delay to be 0.
2554Configuring rams.match.merge.exact_match_logical_result_delay.exact_match_logical_result_delay to be 0x0.
2555Configuring rams.match.merge.exact_match_logical_result_en.exact_match_logical_result_en to be 0x0.
2556Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=0].exact_match_phys_result_delay to be 0x0.
2557Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=1].exact_match_phys_result_delay to be 0x0.
2558Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=0].exact_match_phys_result_en to be 0x0.
2559Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=1].exact_match_phys_result_en to be 0x0.
2560Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=0].exact_match_phys_result_thread to be 0x0.
2561Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=1].exact_match_phys_result_thread to be 0x0.
2562Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_internal_delay_fifo to be 14.
2563Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_output_delay_fifo to be 0.
2564Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_delay_fifo_en to be 1.
2565Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_internal_delay_fifo to be 14.
2566Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_output_delay_fifo to be 0.
2567Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_delay_fifo_en to be 1.
2568Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_ingress to be 0x0.
2569Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_egress to be 0x0.
2570Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_ingress to be 0x0.
2571Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_egress to be 0x0.
2572--------------------------------------------
2573Configuration for unused statistics ALUs.
2574Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=0].mau_cfg_stats_alu_lt to be 0xf.
2575Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=1].mau_cfg_stats_alu_lt to be 0xf.
2576Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=2].mau_cfg_stats_alu_lt to be 0xf.
2577Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=3].mau_cfg_stats_alu_lt to be 0xf.
2578+------------------------------------------------------------------------
2579Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=0].phv_ingress_thread to be 0x3f.
2580Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=0].phv_ingress_thread_alu to be 0x3f.
2581Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=0].phv_ingress_thread_imem to be 0x3f.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2582Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=4].phv_ingress_thread to be 0x3f.
2583Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=4].phv_ingress_thread_alu to be 0x3f.
2584Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=4].phv_ingress_thread_imem to be 0x3f.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2585Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=8].phv_ingress_thread to be 0xff.
2586Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=8].phv_ingress_thread_alu to be 0xff.
2587Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=8].phv_ingress_thread_imem to be 0xff.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2588Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=9].phv_ingress_thread to be 0x1.
2589Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=9].phv_ingress_thread_alu to be 0x1.
2590Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=9].phv_ingress_thread_imem to be 0x1.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]2591Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=6].phv_egress_thread to be 0x3.
2592Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=6].phv_egress_thread_alu to be 0x3.
2593Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=6].phv_egress_thread_imem to be 0x3.
2594Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=10].phv_egress_thread to be 0x1.
2595Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=10].phv_egress_thread_alu to be 0x1.
2596Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=10].phv_egress_thread_imem to be 0x1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2597Configuring rams.match.merge.tcam_match_error_ctl[dir=0].tcam_match_error_ctl_o_err_en to be 1.
2598Configuring rams.match.merge.tind_ecc_error_ctl[dir=0].tind_ecc_error_ctl_o_err_en to be 1.
2599Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_o_err_en to be 1.
2600Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_o_err_en to be 1.
2601Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_delay to be 0.
2602Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_delay to be 0.
2603Configuring rams.match.merge.tcam_match_error_ctl[dir=1].tcam_match_error_ctl_o_err_en to be 1.
2604Configuring rams.match.merge.tind_ecc_error_ctl[dir=1].tind_ecc_error_ctl_o_err_en to be 1.
2605Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_o_err_en to be 1.
2606Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_o_err_en to be 1.
2607Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_delay to be 0.
2608Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_delay to be 0.
2609+------------------------------------------------------------------------
2610Configuring dp.action_output_delay[direction_index=0].action_output_delay to be 17.
2611Configuring dp.pipelength_added_stages[direction_index=0].pipelength_added_stages to be 0.
2612Configuring dp.cur_stage_dependency_on_prev[direction_index=0].cur_stage_dependency_on_prev to be 0.
2613Configuring dp.next_stage_dependency_on_cur[direction_index=0].next_stage_dependency_on_cur to be 2.
2614Configuring dp.action_output_delay[direction_index=1].action_output_delay to be 17.
2615Configuring dp.pipelength_added_stages[direction_index=1].pipelength_added_stages to be 0.
2616Configuring dp.cur_stage_dependency_on_prev[direction_index=1].cur_stage_dependency_on_prev to be 0.
2617Configuring dp.next_stage_dependency_on_cur[direction_index=1].next_stage_dependency_on_cur to be 2.
2618Configuring dp.match_ie_input_mux_sel.match_ie_input_mux_sel to be 3.
2619Configuring dp.stage_concurrent_with_prev.stage_concurrent_with_prev to be 0.
2620Configuring dp.phv_fifo_enable.phv_fifo_ingress_action_output_enable to be 1.
2621Configuring dp.phv_fifo_enable.phv_fifo_ingress_final_output_enable to be 0.
2622Configuring dp.phv_fifo_enable.phv_fifo_egress_action_output_enable to be 1.
2623Configuring dp.phv_fifo_enable.phv_fifo_egress_final_output_enable to be 0.
2624
2625+------------------------------------------------------------------------
2626| MAU Stage 7
2627+------------------------------------------------------------------------
2628+------------------------------------------------------------------------
2629Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay0 to be 0.
2630Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay1 to be 0.
2631Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_enable to be 0.
2632Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay0 to be 0.
2633Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay1 to be 0.
2634Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_enable to be 0.
2635Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=0].adr_dist_pipe_delay to be 0.
2636Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=1].adr_dist_pipe_delay to be 0.
2637Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=0].adr_dist_pipe_delay to be 0.
2638Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=1].adr_dist_pipe_delay to be 0.
2639Configuring rams.match.merge.exact_match_logical_result_delay.exact_match_logical_result_delay to be 0x0.
2640Configuring rams.match.merge.exact_match_logical_result_en.exact_match_logical_result_en to be 0x0.
2641Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=0].exact_match_phys_result_delay to be 0x0.
2642Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=1].exact_match_phys_result_delay to be 0x0.
2643Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=0].exact_match_phys_result_en to be 0x0.
2644Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=1].exact_match_phys_result_en to be 0x0.
2645Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=0].exact_match_phys_result_thread to be 0x0.
2646Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=1].exact_match_phys_result_thread to be 0x0.
2647Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_internal_delay_fifo to be 14.
2648Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_output_delay_fifo to be 0.
2649Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_delay_fifo_en to be 1.
2650Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_internal_delay_fifo to be 14.
2651Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_output_delay_fifo to be 0.
2652Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_delay_fifo_en to be 1.
2653Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_ingress to be 0x0.
2654Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_egress to be 0x0.
2655Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_ingress to be 0x0.
2656Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_egress to be 0x0.
2657--------------------------------------------
2658Configuration for unused statistics ALUs.
2659Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=0].mau_cfg_stats_alu_lt to be 0xf.
2660Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=1].mau_cfg_stats_alu_lt to be 0xf.
2661Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=2].mau_cfg_stats_alu_lt to be 0xf.
2662Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=3].mau_cfg_stats_alu_lt to be 0xf.
2663+------------------------------------------------------------------------
2664Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=0].phv_ingress_thread to be 0x3f.
2665Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=0].phv_ingress_thread_alu to be 0x3f.
2666Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=0].phv_ingress_thread_imem to be 0x3f.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2667Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=4].phv_ingress_thread to be 0x3f.
2668Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=4].phv_ingress_thread_alu to be 0x3f.
2669Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=4].phv_ingress_thread_imem to be 0x3f.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2670Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=8].phv_ingress_thread to be 0xff.
2671Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=8].phv_ingress_thread_alu to be 0xff.
2672Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=8].phv_ingress_thread_imem to be 0xff.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2673Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=9].phv_ingress_thread to be 0x1.
2674Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=9].phv_ingress_thread_alu to be 0x1.
2675Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=9].phv_ingress_thread_imem to be 0x1.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]2676Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=6].phv_egress_thread to be 0x3.
2677Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=6].phv_egress_thread_alu to be 0x3.
2678Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=6].phv_egress_thread_imem to be 0x3.
2679Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=10].phv_egress_thread to be 0x1.
2680Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=10].phv_egress_thread_alu to be 0x1.
2681Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=10].phv_egress_thread_imem to be 0x1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2682Configuring rams.match.merge.tcam_match_error_ctl[dir=0].tcam_match_error_ctl_o_err_en to be 1.
2683Configuring rams.match.merge.tind_ecc_error_ctl[dir=0].tind_ecc_error_ctl_o_err_en to be 1.
2684Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_o_err_en to be 1.
2685Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_o_err_en to be 1.
2686Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_delay to be 0.
2687Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_delay to be 0.
2688Configuring rams.match.merge.tcam_match_error_ctl[dir=1].tcam_match_error_ctl_o_err_en to be 1.
2689Configuring rams.match.merge.tind_ecc_error_ctl[dir=1].tind_ecc_error_ctl_o_err_en to be 1.
2690Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_o_err_en to be 1.
2691Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_o_err_en to be 1.
2692Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_delay to be 0.
2693Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_delay to be 0.
2694+------------------------------------------------------------------------
2695Configuring dp.action_output_delay[direction_index=0].action_output_delay to be 17.
2696Configuring dp.pipelength_added_stages[direction_index=0].pipelength_added_stages to be 0.
2697Configuring dp.cur_stage_dependency_on_prev[direction_index=0].cur_stage_dependency_on_prev to be 2.
2698Configuring dp.next_stage_dependency_on_cur[direction_index=0].next_stage_dependency_on_cur to be 2.
2699Configuring dp.action_output_delay[direction_index=1].action_output_delay to be 17.
2700Configuring dp.pipelength_added_stages[direction_index=1].pipelength_added_stages to be 0.
2701Configuring dp.cur_stage_dependency_on_prev[direction_index=1].cur_stage_dependency_on_prev to be 2.
2702Configuring dp.next_stage_dependency_on_cur[direction_index=1].next_stage_dependency_on_cur to be 2.
2703Configuring dp.match_ie_input_mux_sel.match_ie_input_mux_sel to be 0.
2704Configuring dp.stage_concurrent_with_prev.stage_concurrent_with_prev to be 3.
2705Configuring dp.phv_fifo_enable.phv_fifo_ingress_action_output_enable to be 1.
2706Configuring dp.phv_fifo_enable.phv_fifo_ingress_final_output_enable to be 0.
2707Configuring dp.phv_fifo_enable.phv_fifo_egress_action_output_enable to be 1.
2708Configuring dp.phv_fifo_enable.phv_fifo_egress_final_output_enable to be 0.
2709
2710+------------------------------------------------------------------------
2711| MAU Stage 8
2712+------------------------------------------------------------------------
2713+------------------------------------------------------------------------
2714Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay0 to be 0.
2715Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay1 to be 0.
2716Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_enable to be 0.
2717Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay0 to be 0.
2718Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay1 to be 0.
2719Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_enable to be 0.
2720Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=0].adr_dist_pipe_delay to be 0.
2721Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=1].adr_dist_pipe_delay to be 0.
2722Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=0].adr_dist_pipe_delay to be 0.
2723Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=1].adr_dist_pipe_delay to be 0.
2724Configuring rams.match.merge.exact_match_logical_result_delay.exact_match_logical_result_delay to be 0x0.
2725Configuring rams.match.merge.exact_match_logical_result_en.exact_match_logical_result_en to be 0x0.
2726Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=0].exact_match_phys_result_delay to be 0x0.
2727Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=1].exact_match_phys_result_delay to be 0x0.
2728Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=0].exact_match_phys_result_en to be 0x0.
2729Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=1].exact_match_phys_result_en to be 0x0.
2730Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=0].exact_match_phys_result_thread to be 0x0.
2731Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=1].exact_match_phys_result_thread to be 0x0.
2732Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_internal_delay_fifo to be 14.
2733Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_output_delay_fifo to be 0.
2734Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_delay_fifo_en to be 1.
2735Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_internal_delay_fifo to be 14.
2736Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_output_delay_fifo to be 0.
2737Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_delay_fifo_en to be 1.
2738Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_ingress to be 0x0.
2739Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_egress to be 0x0.
2740Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_ingress to be 0x0.
2741Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_egress to be 0x0.
2742--------------------------------------------
2743Configuration for unused statistics ALUs.
2744Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=0].mau_cfg_stats_alu_lt to be 0xf.
2745Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=1].mau_cfg_stats_alu_lt to be 0xf.
2746Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=2].mau_cfg_stats_alu_lt to be 0xf.
2747Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=3].mau_cfg_stats_alu_lt to be 0xf.
2748+------------------------------------------------------------------------
2749Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=0].phv_ingress_thread to be 0x3f.
2750Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=0].phv_ingress_thread_alu to be 0x3f.
2751Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=0].phv_ingress_thread_imem to be 0x3f.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2752Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=4].phv_ingress_thread to be 0x3f.
2753Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=4].phv_ingress_thread_alu to be 0x3f.
2754Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=4].phv_ingress_thread_imem to be 0x3f.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2755Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=8].phv_ingress_thread to be 0xff.
2756Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=8].phv_ingress_thread_alu to be 0xff.
2757Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=8].phv_ingress_thread_imem to be 0xff.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2758Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=9].phv_ingress_thread to be 0x1.
2759Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=9].phv_ingress_thread_alu to be 0x1.
2760Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=9].phv_ingress_thread_imem to be 0x1.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]2761Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=6].phv_egress_thread to be 0x3.
2762Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=6].phv_egress_thread_alu to be 0x3.
2763Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=6].phv_egress_thread_imem to be 0x3.
2764Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=10].phv_egress_thread to be 0x1.
2765Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=10].phv_egress_thread_alu to be 0x1.
2766Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=10].phv_egress_thread_imem to be 0x1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2767Configuring rams.match.merge.tcam_match_error_ctl[dir=0].tcam_match_error_ctl_o_err_en to be 1.
2768Configuring rams.match.merge.tind_ecc_error_ctl[dir=0].tind_ecc_error_ctl_o_err_en to be 1.
2769Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_o_err_en to be 1.
2770Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_o_err_en to be 1.
2771Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_delay to be 0.
2772Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_delay to be 0.
2773Configuring rams.match.merge.tcam_match_error_ctl[dir=1].tcam_match_error_ctl_o_err_en to be 1.
2774Configuring rams.match.merge.tind_ecc_error_ctl[dir=1].tind_ecc_error_ctl_o_err_en to be 1.
2775Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_o_err_en to be 1.
2776Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_o_err_en to be 1.
2777Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_delay to be 0.
2778Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_delay to be 0.
2779+------------------------------------------------------------------------
2780Configuring dp.action_output_delay[direction_index=0].action_output_delay to be 17.
2781Configuring dp.pipelength_added_stages[direction_index=0].pipelength_added_stages to be 0.
2782Configuring dp.cur_stage_dependency_on_prev[direction_index=0].cur_stage_dependency_on_prev to be 2.
2783Configuring dp.next_stage_dependency_on_cur[direction_index=0].next_stage_dependency_on_cur to be 2.
2784Configuring dp.action_output_delay[direction_index=1].action_output_delay to be 17.
2785Configuring dp.pipelength_added_stages[direction_index=1].pipelength_added_stages to be 0.
2786Configuring dp.cur_stage_dependency_on_prev[direction_index=1].cur_stage_dependency_on_prev to be 2.
2787Configuring dp.next_stage_dependency_on_cur[direction_index=1].next_stage_dependency_on_cur to be 2.
2788Configuring dp.match_ie_input_mux_sel.match_ie_input_mux_sel to be 0.
2789Configuring dp.stage_concurrent_with_prev.stage_concurrent_with_prev to be 3.
2790Configuring dp.phv_fifo_enable.phv_fifo_ingress_action_output_enable to be 1.
2791Configuring dp.phv_fifo_enable.phv_fifo_ingress_final_output_enable to be 0.
2792Configuring dp.phv_fifo_enable.phv_fifo_egress_action_output_enable to be 1.
2793Configuring dp.phv_fifo_enable.phv_fifo_egress_final_output_enable to be 0.
2794
2795+------------------------------------------------------------------------
2796| MAU Stage 9
2797+------------------------------------------------------------------------
2798+------------------------------------------------------------------------
2799Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay0 to be 0.
2800Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay1 to be 0.
2801Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_enable to be 0.
2802Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay0 to be 0.
2803Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay1 to be 0.
2804Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_enable to be 0.
2805Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=0].adr_dist_pipe_delay to be 0.
2806Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=1].adr_dist_pipe_delay to be 0.
2807Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=0].adr_dist_pipe_delay to be 0.
2808Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=1].adr_dist_pipe_delay to be 0.
2809Configuring rams.match.merge.exact_match_logical_result_delay.exact_match_logical_result_delay to be 0x0.
2810Configuring rams.match.merge.exact_match_logical_result_en.exact_match_logical_result_en to be 0x0.
2811Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=0].exact_match_phys_result_delay to be 0x0.
2812Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=1].exact_match_phys_result_delay to be 0x0.
2813Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=0].exact_match_phys_result_en to be 0x0.
2814Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=1].exact_match_phys_result_en to be 0x0.
2815Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=0].exact_match_phys_result_thread to be 0x0.
2816Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=1].exact_match_phys_result_thread to be 0x0.
2817Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_internal_delay_fifo to be 14.
2818Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_output_delay_fifo to be 0.
2819Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_delay_fifo_en to be 1.
2820Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_internal_delay_fifo to be 14.
2821Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_output_delay_fifo to be 0.
2822Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_delay_fifo_en to be 1.
2823Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_ingress to be 0x0.
2824Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_egress to be 0x0.
2825Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_ingress to be 0x0.
2826Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_egress to be 0x0.
2827--------------------------------------------
2828Configuration for unused statistics ALUs.
2829Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=0].mau_cfg_stats_alu_lt to be 0xf.
2830Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=1].mau_cfg_stats_alu_lt to be 0xf.
2831Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=2].mau_cfg_stats_alu_lt to be 0xf.
2832Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=3].mau_cfg_stats_alu_lt to be 0xf.
2833+------------------------------------------------------------------------
2834Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=0].phv_ingress_thread to be 0x3f.
2835Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=0].phv_ingress_thread_alu to be 0x3f.
2836Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=0].phv_ingress_thread_imem to be 0x3f.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2837Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=4].phv_ingress_thread to be 0x3f.
2838Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=4].phv_ingress_thread_alu to be 0x3f.
2839Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=4].phv_ingress_thread_imem to be 0x3f.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2840Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=8].phv_ingress_thread to be 0xff.
2841Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=8].phv_ingress_thread_alu to be 0xff.
2842Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=8].phv_ingress_thread_imem to be 0xff.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2843Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=9].phv_ingress_thread to be 0x1.
2844Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=9].phv_ingress_thread_alu to be 0x1.
2845Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=9].phv_ingress_thread_imem to be 0x1.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]2846Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=6].phv_egress_thread to be 0x3.
2847Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=6].phv_egress_thread_alu to be 0x3.
2848Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=6].phv_egress_thread_imem to be 0x3.
2849Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=10].phv_egress_thread to be 0x1.
2850Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=10].phv_egress_thread_alu to be 0x1.
2851Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=10].phv_egress_thread_imem to be 0x1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2852Configuring rams.match.merge.tcam_match_error_ctl[dir=0].tcam_match_error_ctl_o_err_en to be 1.
2853Configuring rams.match.merge.tind_ecc_error_ctl[dir=0].tind_ecc_error_ctl_o_err_en to be 1.
2854Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_o_err_en to be 1.
2855Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_o_err_en to be 1.
2856Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_delay to be 0.
2857Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_delay to be 0.
2858Configuring rams.match.merge.tcam_match_error_ctl[dir=1].tcam_match_error_ctl_o_err_en to be 1.
2859Configuring rams.match.merge.tind_ecc_error_ctl[dir=1].tind_ecc_error_ctl_o_err_en to be 1.
2860Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_o_err_en to be 1.
2861Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_o_err_en to be 1.
2862Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_delay to be 0.
2863Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_delay to be 0.
2864+------------------------------------------------------------------------
2865Configuring dp.action_output_delay[direction_index=0].action_output_delay to be 17.
2866Configuring dp.pipelength_added_stages[direction_index=0].pipelength_added_stages to be 0.
2867Configuring dp.cur_stage_dependency_on_prev[direction_index=0].cur_stage_dependency_on_prev to be 2.
2868Configuring dp.next_stage_dependency_on_cur[direction_index=0].next_stage_dependency_on_cur to be 2.
2869Configuring dp.action_output_delay[direction_index=1].action_output_delay to be 17.
2870Configuring dp.pipelength_added_stages[direction_index=1].pipelength_added_stages to be 0.
2871Configuring dp.cur_stage_dependency_on_prev[direction_index=1].cur_stage_dependency_on_prev to be 2.
2872Configuring dp.next_stage_dependency_on_cur[direction_index=1].next_stage_dependency_on_cur to be 2.
2873Configuring dp.match_ie_input_mux_sel.match_ie_input_mux_sel to be 0.
2874Configuring dp.stage_concurrent_with_prev.stage_concurrent_with_prev to be 3.
2875Configuring dp.phv_fifo_enable.phv_fifo_ingress_action_output_enable to be 1.
2876Configuring dp.phv_fifo_enable.phv_fifo_ingress_final_output_enable to be 0.
2877Configuring dp.phv_fifo_enable.phv_fifo_egress_action_output_enable to be 1.
2878Configuring dp.phv_fifo_enable.phv_fifo_egress_final_output_enable to be 0.
2879
2880+------------------------------------------------------------------------
2881| MAU Stage 10
2882+------------------------------------------------------------------------
2883+------------------------------------------------------------------------
2884Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay0 to be 0.
2885Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay1 to be 0.
2886Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_enable to be 0.
2887Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay0 to be 0.
2888Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay1 to be 0.
2889Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_enable to be 0.
2890Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=0].adr_dist_pipe_delay to be 0.
2891Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=1].adr_dist_pipe_delay to be 0.
2892Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=0].adr_dist_pipe_delay to be 0.
2893Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=1].adr_dist_pipe_delay to be 0.
2894Configuring rams.match.merge.exact_match_logical_result_delay.exact_match_logical_result_delay to be 0x0.
2895Configuring rams.match.merge.exact_match_logical_result_en.exact_match_logical_result_en to be 0x0.
2896Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=0].exact_match_phys_result_delay to be 0x0.
2897Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=1].exact_match_phys_result_delay to be 0x0.
2898Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=0].exact_match_phys_result_en to be 0x0.
2899Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=1].exact_match_phys_result_en to be 0x0.
2900Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=0].exact_match_phys_result_thread to be 0x0.
2901Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=1].exact_match_phys_result_thread to be 0x0.
2902Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_internal_delay_fifo to be 14.
2903Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_output_delay_fifo to be 0.
2904Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_delay_fifo_en to be 1.
2905Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_internal_delay_fifo to be 14.
2906Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_output_delay_fifo to be 0.
2907Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_delay_fifo_en to be 1.
2908Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_ingress to be 0x0.
2909Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_egress to be 0x0.
2910Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_ingress to be 0x0.
2911Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_egress to be 0x0.
2912--------------------------------------------
2913Configuration for unused statistics ALUs.
2914Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=0].mau_cfg_stats_alu_lt to be 0xf.
2915Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=1].mau_cfg_stats_alu_lt to be 0xf.
2916Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=2].mau_cfg_stats_alu_lt to be 0xf.
2917Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=3].mau_cfg_stats_alu_lt to be 0xf.
2918+------------------------------------------------------------------------
2919Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=0].phv_ingress_thread to be 0x3f.
2920Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=0].phv_ingress_thread_alu to be 0x3f.
2921Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=0].phv_ingress_thread_imem to be 0x3f.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2922Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=4].phv_ingress_thread to be 0x3f.
2923Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=4].phv_ingress_thread_alu to be 0x3f.
2924Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=4].phv_ingress_thread_imem to be 0x3f.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2925Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=8].phv_ingress_thread to be 0xff.
2926Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=8].phv_ingress_thread_alu to be 0xff.
2927Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=8].phv_ingress_thread_imem to be 0xff.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]2928Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=9].phv_ingress_thread to be 0x1.
2929Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=9].phv_ingress_thread_alu to be 0x1.
2930Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=9].phv_ingress_thread_imem to be 0x1.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]2931Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=6].phv_egress_thread to be 0x3.
2932Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=6].phv_egress_thread_alu to be 0x3.
2933Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=6].phv_egress_thread_imem to be 0x3.
2934Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=10].phv_egress_thread to be 0x1.
2935Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=10].phv_egress_thread_alu to be 0x1.
2936Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=10].phv_egress_thread_imem to be 0x1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]2937Configuring rams.match.merge.tcam_match_error_ctl[dir=0].tcam_match_error_ctl_o_err_en to be 1.
2938Configuring rams.match.merge.tind_ecc_error_ctl[dir=0].tind_ecc_error_ctl_o_err_en to be 1.
2939Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_o_err_en to be 1.
2940Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_o_err_en to be 1.
2941Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_delay to be 0.
2942Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_delay to be 0.
2943Configuring rams.match.merge.tcam_match_error_ctl[dir=1].tcam_match_error_ctl_o_err_en to be 1.
2944Configuring rams.match.merge.tind_ecc_error_ctl[dir=1].tind_ecc_error_ctl_o_err_en to be 1.
2945Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_o_err_en to be 1.
2946Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_o_err_en to be 1.
2947Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_delay to be 0.
2948Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_delay to be 0.
2949+------------------------------------------------------------------------
2950Configuring dp.action_output_delay[direction_index=0].action_output_delay to be 17.
2951Configuring dp.pipelength_added_stages[direction_index=0].pipelength_added_stages to be 0.
2952Configuring dp.cur_stage_dependency_on_prev[direction_index=0].cur_stage_dependency_on_prev to be 2.
2953Configuring dp.next_stage_dependency_on_cur[direction_index=0].next_stage_dependency_on_cur to be 2.
2954Configuring dp.action_output_delay[direction_index=1].action_output_delay to be 17.
2955Configuring dp.pipelength_added_stages[direction_index=1].pipelength_added_stages to be 0.
2956Configuring dp.cur_stage_dependency_on_prev[direction_index=1].cur_stage_dependency_on_prev to be 2.
2957Configuring dp.next_stage_dependency_on_cur[direction_index=1].next_stage_dependency_on_cur to be 2.
2958Configuring dp.match_ie_input_mux_sel.match_ie_input_mux_sel to be 0.
2959Configuring dp.stage_concurrent_with_prev.stage_concurrent_with_prev to be 3.
2960Configuring dp.phv_fifo_enable.phv_fifo_ingress_action_output_enable to be 1.
2961Configuring dp.phv_fifo_enable.phv_fifo_ingress_final_output_enable to be 0.
2962Configuring dp.phv_fifo_enable.phv_fifo_egress_action_output_enable to be 1.
2963Configuring dp.phv_fifo_enable.phv_fifo_egress_final_output_enable to be 0.
2964
2965+------------------------------------------------------------------------
2966| MAU Stage 11
2967+------------------------------------------------------------------------
2968+------------------------------------------------------------------------
2969Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay0 to be 0.
2970Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_delay1 to be 0.
2971Configuring rams.match.merge.predication_ctl[direction_index=0].start_table_fifo_enable to be 0.
2972Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay0 to be 0.
2973Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_delay1 to be 0.
2974Configuring rams.match.merge.predication_ctl[direction_index=1].start_table_fifo_enable to be 0.
2975Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=0].adr_dist_pipe_delay to be 0.
2976Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=0][copy_index=1].adr_dist_pipe_delay to be 0.
2977Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=0].adr_dist_pipe_delay to be 0.
2978Configuring rams.match.adrdist.adr_dist_pipe_delay[direction_index=1][copy_index=1].adr_dist_pipe_delay to be 0.
2979Configuring rams.match.merge.exact_match_logical_result_delay.exact_match_logical_result_delay to be 0x0.
2980Configuring rams.match.merge.exact_match_logical_result_en.exact_match_logical_result_en to be 0x0.
2981Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=0].exact_match_phys_result_delay to be 0x0.
2982Configuring rams.match.merge.exact_match_phys_result_delay[array_half_index=1].exact_match_phys_result_delay to be 0x0.
2983Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=0].exact_match_phys_result_en to be 0x0.
2984Configuring rams.match.merge.exact_match_phys_result_en[array_half_index=1].exact_match_phys_result_en to be 0x0.
2985Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=0].exact_match_phys_result_thread to be 0x0.
2986Configuring rams.match.merge.exact_match_phys_result_thread[array_half_index=1].exact_match_phys_result_thread to be 0x0.
2987Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_internal_delay_fifo to be 14.
2988Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_output_delay_fifo to be 19.
2989Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=0].eop_delay_fifo_en to be 1.
2990Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_internal_delay_fifo to be 14.
2991Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_output_delay_fifo to be 19.
2992Configuring rams.match.adrdist.deferred_eop_bus_delay[direction_index=1].eop_delay_fifo_en to be 1.
2993Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_ingress to be 0x0.
2994Configuring rams.match.merge.meter_alu_thread[duplication_index=0].meter_alu_thread_egress to be 0x0.
2995Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_ingress to be 0x0.
2996Configuring rams.match.merge.meter_alu_thread[duplication_index=1].meter_alu_thread_egress to be 0x0.
2997--------------------------------------------
2998Configuration for unused statistics ALUs.
2999Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=0].mau_cfg_stats_alu_lt to be 0xf.
3000Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=1].mau_cfg_stats_alu_lt to be 0xf.
3001Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=2].mau_cfg_stats_alu_lt to be 0xf.
3002Configuring cfg_regs.mau_cfg_stats_alu_lt.[stats_group_index=3].mau_cfg_stats_alu_lt to be 0xf.
3003+------------------------------------------------------------------------
3004Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=0].phv_ingress_thread to be 0x3f.
3005Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=0].phv_ingress_thread_alu to be 0x3f.
3006Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=0].phv_ingress_thread_imem to be 0x3f.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]3007Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=4].phv_ingress_thread to be 0x3f.
3008Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=4].phv_ingress_thread_alu to be 0x3f.
3009Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=4].phv_ingress_thread_imem to be 0x3f.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]3010Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=8].phv_ingress_thread to be 0xff.
3011Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=8].phv_ingress_thread_alu to be 0xff.
3012Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=8].phv_ingress_thread_imem to be 0xff.
Carmelo Cascone6230a612017-09-13 03:25:41 +0200[diff] [blame]3013Configuring dp.phv_ingress_thread[14_byte_group=0][byte_position=9].phv_ingress_thread to be 0x1.
3014Configuring dp.phv_ingress_thread_alu[14_byte_group=0][byte_position=9].phv_ingress_thread_alu to be 0x1.
3015Configuring dp.phv_ingress_thread_imem[14_byte_group=0][byte_position=9].phv_ingress_thread_imem to be 0x1.
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]3016Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=6].phv_egress_thread to be 0x3.
3017Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=6].phv_egress_thread_alu to be 0x3.
3018Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=6].phv_egress_thread_imem to be 0x3.
3019Configuring dp.phv_egress_thread[14_byte_group=0][byte_position=10].phv_egress_thread to be 0x1.
3020Configuring dp.phv_egress_thread_alu[14_byte_group=0][byte_position=10].phv_egress_thread_alu to be 0x1.
3021Configuring dp.phv_egress_thread_imem[14_byte_group=0][byte_position=10].phv_egress_thread_imem to be 0x1.
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]3022Configuring rams.match.merge.tcam_match_error_ctl[dir=0].tcam_match_error_ctl_o_err_en to be 1.
3023Configuring rams.match.merge.tind_ecc_error_ctl[dir=0].tind_ecc_error_ctl_o_err_en to be 1.
3024Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_o_err_en to be 1.
3025Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_o_err_en to be 1.
3026Configuring rams.match.merge.gfm_parity_error_ctl[dir=0].gfm_parity_error_ctl_delay to be 0.
3027Configuring rams.match.merge.emm_ecc_error_ctl[dir=0].emm_ecc_error_ctl_delay to be 0.
3028Configuring rams.match.merge.tcam_match_error_ctl[dir=1].tcam_match_error_ctl_o_err_en to be 1.
3029Configuring rams.match.merge.tind_ecc_error_ctl[dir=1].tind_ecc_error_ctl_o_err_en to be 1.
3030Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_o_err_en to be 1.
3031Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_o_err_en to be 1.
3032Configuring rams.match.merge.gfm_parity_error_ctl[dir=1].gfm_parity_error_ctl_delay to be 0.
3033Configuring rams.match.merge.emm_ecc_error_ctl[dir=1].emm_ecc_error_ctl_delay to be 0.
3034+------------------------------------------------------------------------
3035Configuring dp.action_output_delay[direction_index=0].action_output_delay to be 17.
3036Configuring dp.pipelength_added_stages[direction_index=0].pipelength_added_stages to be 0.
3037Configuring dp.cur_stage_dependency_on_prev[direction_index=0].cur_stage_dependency_on_prev to be 2.
3038Configuring dp.next_stage_dependency_on_cur[direction_index=0].next_stage_dependency_on_cur to be 0.
3039Configuring dp.action_output_delay[direction_index=1].action_output_delay to be 17.
3040Configuring dp.pipelength_added_stages[direction_index=1].pipelength_added_stages to be 0.
3041Configuring dp.cur_stage_dependency_on_prev[direction_index=1].cur_stage_dependency_on_prev to be 2.
3042Configuring dp.next_stage_dependency_on_cur[direction_index=1].next_stage_dependency_on_cur to be 0.
3043Configuring dp.match_ie_input_mux_sel.match_ie_input_mux_sel to be 0.
3044Configuring dp.stage_concurrent_with_prev.stage_concurrent_with_prev to be 3.
3045Configuring dp.phv_fifo_enable.phv_fifo_ingress_action_output_enable to be 1.
3046Configuring dp.phv_fifo_enable.phv_fifo_ingress_final_output_enable to be 0.
3047Configuring dp.phv_fifo_enable.phv_fifo_egress_action_output_enable to be 1.
3048Configuring dp.phv_fifo_enable.phv_fifo_egress_final_output_enable to be 0.
3049
3050+------------------------------------------------------------------------
Carmelo Cascone133c7b12017-09-13 15:36:08 +0200[diff] [blame]3051| Number of configuration field values set in Match-Action Stages: 2168
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]3052+------------------------------------------------------------------------
3053
3054+------------------------------------------------------------------------
3055| MAU Feature Characteristics:
3056+------------------------------------------------------------------------
3057
3058
3059Features per Stage for ingress:
3060-----------------------------------------------------------------------------------------------
3061| Stage Number | Exact | Ternary | Statistics | Meter | Selector | Stateful | Dependency |
3062| | | | | LPF | (max words) | | to Previous |
3063-----------------------------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]3064| 0 | Yes | Yes | Yes | No | No (0) | No | match |
3065| 1 | Yes | No | Yes | No | No (0) | No | match |
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]3066| 2 | Yes | No | Yes | No | No (0) | No | match |
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]3067| 3 | Yes* | No | Yes* | No | No (0) | No | concurrent |
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]3068| 4 | Yes* | No | Yes* | No | No (0) | No | concurrent |
3069| 5 | Yes* | No | Yes* | No | No (0) | No | concurrent |
3070| 6 | No | No | No | No | No (0) | No | match |
3071| 7 | No | No | No | No | No (0) | No | concurrent |
3072| 8 | No | No | No | No | No (0) | No | concurrent |
3073| 9 | No | No | No | No | No (0) | No | concurrent |
3074| 10 | No | No | No | No | No (0) | No | concurrent |
3075| 11 | No | No | No | No | No (0) | No | concurrent |
3076-----------------------------------------------------------------------------------------------
3077
3078A '*' denotes that this feature was added to balance an action/concurrent chain.
3079
3080
3081Features per Stage for egress:
3082-----------------------------------------------------------------------------------------------
3083| Stage Number | Exact | Ternary | Statistics | Meter | Selector | Stateful | Dependency |
3084| | | | | LPF | (max words) | | to Previous |
3085-----------------------------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]3086| 0 | No | No | No | No | No (0) | No | match |
3087| 1 | No | No | No | No | No (0) | No | concurrent |
3088| 2 | No | No | No | No | No (0) | No | concurrent |
3089| 3 | No | No | No | No | No (0) | No | concurrent |
3090| 4 | No | No | No | No | No (0) | No | concurrent |
3091| 5 | No | No | No | No | No (0) | No | concurrent |
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]3092| 6 | No | No | No | No | No (0) | No | match |
3093| 7 | No | No | No | No | No (0) | No | concurrent |
3094| 8 | No | No | No | No | No (0) | No | concurrent |
3095| 9 | No | No | No | No | No (0) | No | concurrent |
3096| 10 | No | No | No | No | No (0) | No | concurrent |
3097| 11 | No | No | No | No | No (0) | No | concurrent |
3098-----------------------------------------------------------------------------------------------
3099
3100A '*' denotes that this feature was added to balance an action/concurrent chain.
3101
3102+------------------------------------------------------------------------
3103| MAU Latency Characteristics:
3104+------------------------------------------------------------------------
3105
3106
3107Clock Cycles Per Stage For ingress:
3108-----------------------------------------------------------------------------------------------------
3109| Stage Number | Clock Cycles | Predication Cycle | Dependency To Previous | Cycles Add To Latency |
3110-----------------------------------------------------------------------------------------------------
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]3111| 0 | 22 | 13 | match | 22 |
3112| 1 | 20 | 11 | match | 20 |
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]3113| 2 | 20 | 11 | match | 20 |
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]3114| 3 | 20 | 11 | concurrent | 1 |
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]3115| 4 | 20 | 11 | concurrent | 1 |
3116| 5 | 20 | 11 | concurrent | 1 |
3117| 6 | 20 | 11 | match | 20 |
3118| 7 | 20 | 11 | concurrent | 1 |
3119| 8 | 20 | 11 | concurrent | 1 |
3120| 9 | 20 | 11 | concurrent | 1 |
3121| 10 | 20 | 11 | concurrent | 1 |
3122| 11 | 20 | 11 | concurrent | 1 |
3123-----------------------------------------------------------------------------------------------------
3124
Brian O'Connora6862e02017-09-08 01:17:39 -0700[diff] [blame]3125Total latency for ingress: 94
Carmelo Casconef1d0a422017-09-07 17:21:46 +0200[diff] [blame]3126
3127
3128Clock Cycles Per Stage For egress:
3129-----------------------------------------------------------------------------------------------------
3130| Stage Number | Clock Cycles | Predication Cycle | Dependency To Previous | Cycles Add To Latency |
3131-----------------------------------------------------------------------------------------------------
3132| 0 | 20 | 11 | match | 20 |
3133| 1 | 20 | 11 | concurrent | 1 |
3134| 2 | 20 | 11 | concurrent | 1 |
3135| 3 | 20 | 11 | concurrent | 1 |
3136| 4 | 20 | 11 | concurrent | 1 |
3137| 5 | 20 | 11 | concurrent | 1 |
3138| 6 | 20 | 11 | match | 20 |
3139| 7 | 20 | 11 | concurrent | 1 |
3140| 8 | 20 | 11 | concurrent | 1 |
3141| 9 | 20 | 11 | concurrent | 1 |
3142| 10 | 20 | 11 | concurrent | 1 |
3143| 11 | 20 | 11 | concurrent | 1 |
3144-----------------------------------------------------------------------------------------------------
3145
3146Total latency for egress: 54